


Serializer (vsdserializer_v1) spec sheet for 130nm tech node

- Specs released under APACHE LICENSE 2.0
- Please contact Kunal at kunalpghosh@gmail.com in case of any doubts.


• TOP VIEW

Pin Configuration & Description




Functional Description


When at least one of the two pins are asserted high('1') for at least 6 cycles of TCLK, the serializer initiates a transmission of 1024 SYNC patterns.



Functional Diagram




Serializer expected behavior





Block Diagram of a Serializer


DETFF : Double Edge Trigger Flip Flop



Typical Operating Characteristics



TIMING SHOWN FOR,
TCLK_R/F' = LOW



Condition for Output(OUTPUT+/OUTPUT-) in High Impedance:

- SYNC1 = SYNC2 = LOW
- EN = HIGH
- TCLK_R/F' = HIGH

INPUTS				OUTPUTS
EN	(PWRDN)'	SYNC1	SYNC2	OUTPUT+, OUTPUT-
H	H	SYNC1/SYNC2, either of the two or both are '1' for atleast 6 TCLK cycles.		Synchronization Mode(SYNC patterns of six 1's and six 0's are transmitted for atleast 1024 TCLK cycles).
H	H	L	L	Data Transmission Mode(INPUT-9 and 2 frame bits are transmitted every TCLK cycle).
X	L	X	X	Output in high impedance
L	X	X	X	Output in high impedance



Input /Output
Function Table