8	7		6	1	5	4		REV	DATE	PAGES	DESCRIPTION
							F	A 2	2019/JULY 2019/SEP		Initial Add one more MOSFET Q21 for input 12V power
							F	C 2	2020/FEB 2020/MAR		Add one more MUSEI V21 for input 12V power Change the debug interface Header Isolate the 1.8V/3.3V for erery single FPGA IC
DACE	DESCRIPTION	DACE	DECODIDION		1		F		2020/ PMR		ADDITION THE 1.007/J.50 TOT ETELY STRINGTE FROM TO
PAGE 1	Title, Notes, Block Diagram, Rev. Histor	PAGE ry 37	DESCRIPTION								
2	Clock Diagram	38									
3	FPGA-1_POWER/CONFIG	39					L				
4	FPGA-1_IO_BANK	40									
5	FPGA-2_POWER/CONFIG	41									
6	FPGA-2_POWER/CONFIG	42									
7	FPGA-2_IO_BANK  FPGA-3_POWER/CONFIG	43									
8	FPGA-3_FOWER/CONFIG	44									
9	FPGA_CFG_JTAG_LINK	45									
10	FPGA_CFG_CPU_LINK	46									
11	FPGA-4_POWER/CONFIG	47			1						
12	FPGA-4_IO_BANK	48			1						
13	FPGA-5_POWER/CONFIG	49									
14	FPGA-5_IO_BANK	50			1						
15	FPGA-6_POWER/CONFIG	51									
16	FPGA-6_IO_BANK	52			1						
17	PM Bus Header	53			1	V 400T	r rpa	<b>.</b>	Davida.	10 100 0 ro I	V:+ TDC40400
18	POWER_1V0_1/2	54			1	K4201	י דיי	лА L	pevelo	pment	: Kit, TPS40422
19	POWER_1V0_3/4	55			1						
20	POWER_1V0_5/6	56									
21	BLANK	57									
22	BLANK	58			1						
23	BLANK	59			1						
24	BLANK	60			1						
25	BLANK	61									
26	BLANK	62									
27	BLANK	63									
28	DC_1V8/3V3	64									
29	12VIN/TEMP	65									
30		66	· · · · · · · · · · · · · · · · · · ·								
31		67									
32		68									
33											
34											
35											
36					l						
			<u></u>	<u></u>							
											BLACK BLOCK INC Copyright (c) 2020, BLACK BLOCK. All Rights Reserved.
											Title KT420 FPGA Development Kit, TPS4042
											Size Document Number
											B   P0022
8	7		6		5	4		-		3	Date: Sunday, March 29, 2020   Sheet 1 of
	'			·	*					-	' -































