			A 2020JUNE Initial
			B 2020JUNE 1. CFGBVS Connect to GND to compatible 1.8V IO 2. FPGA CLK input chang to AL29 3. R342 chang to 13.7K
AGE	DESCRIPTION	PAGE DESCRIPTION	4. TPS_1V8_IO 6. Change VCCO_HR to VCCO_HP and connect to TPS_1V8_IO
1	Title, Notes, Block Diagram, Rev. History	37	6. chang net name VCCO_HE_X, and connect to TFS_1V8_IO 7. R93, DS7, R97,R345 Pull UP change to BB_3V3
2	Clock Diagram	38	8. FOR LED STATUS INDICATOR: (CHANG TO 330 ohm:R29,R30,R59,R60,R89,R90,R138,R168,R169,R198,R15
3	FPGA-1_POWER/CONFIG	39	ADD 1R RES: R610, R611, R612, R613, R614, R615, R616, R617, R618, R620, R6 ADD Trans: (221, 022, 023, 024, 025, 026, 027, 028, 029, 030, 031, 032
4	FPGA-1 IO BANK	40	9. PMBUS ADDR Change: 8440> 36K
5		41	R438> 10K R467 10K
6	FPGA-2_POWER/CONFIG	42	R492> 15K R519> 15K
7	FPGA-2_IO_BANK	43	R548> 15K R546> 36K
8	FPGA-3_POWER/CONFIG	44	10. J3 Pin1 connect to BB_3V3
9	FPGA-3_IO_BANK FPGA_CFG_JTAG_LINK	45	
10	FPGA CFG CPU LINK	46	
11		47	
12	FPGA-4_POWER/CONFIG	48	
13	FPGA-4_IO_BANK	49	
14	FPGA-5_POWER/CONFIG	50	
	FPGA-5_IO_BANK		
15	FPGA-6_POWER/CONFIG	51	
16	FPGA-6_IO_BANK	52	
17	PM Bus Header	53	V415T FPGA Development Kit, TPS40422
18	POWER_1V0_1/2	54	
19	POWER_1V0_3/4	55	
20	POWER_1V0_5/6	56	
21	BLANK	57	
22	BLANK	58	
23	BLANK	59	
24	BLANK	60	
25	BLANK	61	
26	BLANK	62	
27	BLANK	63	
28	DC_1V8/3V3	64	
29	12VIN/TEMP	65	
30		66	
31		67	
32		68	
33			
34			
35		1 1	

NOTES:

DESCRIPTION

Document Number P0028

Saturday, June 27, 2020

Sheet 1 of

Size B

REV

DATE

PAGES































