

NOTES:

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Rev. History	37	
2	Clock Diagram	38	
3	FPGA-1_POWER/CONFIG	39	
4	FPGA-1_IO_BANK	40	
5	FPGA-2_POWER/CONFIG	41	
6	FPGA-2_IO_BANK	42	
7	FPGA-3_POWER/CONFIG	43	
8	FPGA-3_IO_BANK	44	
9	FPGA_CFG_JTAG_LINK	45	
10	FPGA_CFG_CPU_LINK	46	
11	FPGA-4_POWER/CONFIG	47	
12	FPGA-4_IO_BANK	48	
13	FPGA-5_POWER/CONFIG	49	
14	FPGA-5_IO_BANK	50	
15	FPGA-6_POWER/CONFIG	51	
16	FPGA-6_IO_BANK	52	
17	PM Bus Header	53	
18	POWER_1V0_1/2	54	
19	POWER_1V0_3/4	55	
20	POWER_1V0_5/6	56	
21	BLANK	57	
22	BLANK	58	
23	BLANK	59	
24	BLANK	60	
25	BLANK	61	
26	BLANK	62	
27	BLANK	63	
28	DC_1V8/3V3	64	
29	12VIN/TEMP	65	
30		66	
31		67	
32		68	
33			
34			
35			
36			

REV	DATE	PAGES	DESCRIPTION
A	2020JUNE		Initial
B	2020JUNE		1. CFGBVS Connect to GND to compatible 1.8V IO 2. FPGA CLK input chang to AL29 3. R342 chang to 13.7K 4. TPS_3V3 chang to NET TPS_1V8_IO 5. Change VCCO_HR to VCCO_HP and connect to TPS_1V8_IO 6. chang net name VCCO_HR_X to VCCO_HP_X, and connect to TPS_1V8_IO 7. R93, D57, R97,R345 Pull UP change to BB_3V3 8. FOR LED STATUS INDICATOR: CHANG TO 330 ohm:R29,R30,R59,R60,R89,R90,R138,R139,R168,R169,R198,R199 ADD 1k RES: R610,R611,R612,R613,R614,R615,R616,R617,R618,R619,R620,R621 ADD Trans: Q21,Q22,Q23,Q24,Q25,Q26,Q27,Q28,Q29,Q30,Q31,Q32 9. PMBUS ADDR Change: R440 ---> 36K R438 ---> 10K R467 ---> 10K R492 ---> 15K R519 ---> 15K R548 ---> 15K R546 ---> 36K 10. J3 Pin1 connect to BB_3V3


V415T FPGA Development Kit, TPS40422

BLACK BLOCK INC Copyright (c) 2020, BLACK BLOCK. All Rights Reserved.			
Title VX415FPGA Development Kit, TPS40422			
Size B	Document Number P0028		Rev B
Date:	Saturday, June 27, 2020	Sheet	1 of 29


Clock Diagram

BLACK BLOCK INC			
Copyright (c) 2020, BLACK BLOCK. All Rights Reserved.			
Title			
VX415 FPGA Development Kit, TPS40422			
Size	Document Number		Rev
B	P0028		B
Date:	Saturday, June 27, 2020	Sheet	2 of 29

FPGA-1_POWER/CONFIG




FPGA-1 IO BANK




BLACK BLOCK INC
Copyright (c) 2020, BLACK BLOCK. All Rights Reserved.
Title VX415 FPGA Development Kit, TPS40422


FPGA-2_POWER/CONFIG






FPGA-2_IO_BANK



FPGA-3_POWER/CONFIG



FPGA_CFG_JTAG_LINK




1. The DONE pins an open-drain output. UG470_err_00_041715
 2. The INIT_B pin is a bidirectional, open-drain pin. An external pull-up resistor is required.
 3. The startup clock setting must be set for CCLK for serial configuration.
 4. For ganged serial configuration, all devices must be identical (same ICDCode) and must be configured with the same bitstream.
- If all devices are set for Slave Serial mode, the DONE pins can be disconnected from the external CCLK source continues toggling until all DONE pins go High.


JTAG

JTAG MAIN TDI	3
FPGA6 TDO/MAIN TDO	15
JTAG MAIN BUF TCK	3,5,7,11,13,15
JTAG MAIN BUF TMS	3,5,7,11,13,15





FPGA_CFG_CPU_LINK










FPGA-4_POWER/CONFIG



FPGA_IO_BANK




Need to update 3.3V compatible component.




BLACK BLOCK INC
Copyright (c) 2020, BLACK BLOCK. All Rights Reserved.
File V415 FPGA Development Kit, TP540422


FPGA-5_POWER/CONFIG



FPGA-5_IO_BANK




FPGA-6_POWER/CONFIG




BLACK BLOCK INC
Copyright (c) 2020, BLACK BLOCK. All Rights Reserved.
V6415 FPGA Development Kit, TPS40422

FPGA6_IO_BANK



BLANK



BLACK BLOCK INC		
Copyright (c) 2020, BLACK BLOCK. All Rights Reserved.		
Title		
VX415 FPGA Development Kit, TPS40422		
Size	Document Number	Rev
B	P0028	B
Date:	Saturday, June 27, 2020	Sheet 29 of 29