

# SH7000 Series

# 32 Bit × 32 Bit = 64 Bit (Unsigned)

Label: MULU32

Functions Used: MULU Instruction

**SWAP Instruction** 

## **Contents**

1.	Function	2
2.	Arguments	2
3.	Internal Register Changes and Flag Changes	3
4.	Programming Specifications	4
5.	Notes	4
6.	Description	5
7.	Flowchart	7
8.	Program Listing	8



## 1. Function

Multiplies the multiplicand (unsigned 32 bits) by the multiplier (unsigned 32 bits) and determines the product (unsigned 64 bits).

## 2. Arguments

Description		Storage Location	Data Length (Bytes)
Input	Multiplicand (unsigned 32 bits)	R0	4
	Multiplier (unsigned 32 bits)	R1	4
Output	Upper 32 bits of product (unsigned 64 bits)	R2	4
	Lower 32 bits of product (unsigned 64 bits)	R3	4



# 3. Internal Register Changes and Flag Changes

	(Before Execution) $\rightarrow$ (After Execution)
R0	Multiplicand (unsigned 32 bits) → No change
R1	Multiplier (unsigned 32 bits) → No change
R2	Undefined → Product (upper 32 bits)
R3	Undefined → Product (lower 32 bits)
R4	Work
R5	Work
R6	Work
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	(SP)

T bit \* — : No change

\* : Change0 : Fixed 01 : Fixed 1



# 4. Programming Specifications

Program memory (bytes)				
76				
Data memory (bytes)				
0				
Stack (bytes)				
24				
Number of states				
35				
Reentrant				
Yes				
Relocation				
Yes				
Intermediate interrupt				
Yes				

## 5. Notes

The number of states indicated in the programming specifications is the value when H'FFFFFFF  $\times$  H'FFFFFFF is calculated.



### 6. Description

#### (1) Function

Details of the arguments are as follows.

R0: Set the multiplicand (unsigned 32 bits) as the input argument.

R1: Set the multiplier (unsigned 32 bits) as the input argument.

R2: Holds the upper 32 bits of the product (unsigned 64 bits) as the output argument.

R3: Holds the lower 32 bits of the product (unsigned 64 bits) as the output argument.

Figure 1 shows a software MULU32 execution example.




Figure 1 Software MULU32 Execution Example

#### (2) Usage Notes

There are no particular precautions for the software MULU32 instruction.

#### (3) RAM Used

No RAM is used by the software MULU32 instruction.



#### (4) Usage Example

After the multiplicand and multiplier are set, the software instruction MULU32 is executed by a subroutine call

#### (5) Operating Principle

As shown in figure 2, multiplication is performed in 16 bit units. Partial products (1–4) are determined, and these are added to get the final product (64 bits). The 16-bit unsigned multiplication instruction (MULU) is used to multiply the partial products.





Figure 2 Multiplication



#### 7. Flowchart





## 8. Program Listing

```
:*****************
                        1
1
 2
                        2
 3
                        3
                           ; *
                                    NAME ; 32 BIT UNSIGNED MULTIPLATION (MULU32)
                        4
 4
                           ;*****************
5
                        5
7
                        7
                           ٠*
                                 ENTRY : RO (MULTIPLICAND)
8
                        Ω
                           ; *
                                          R1 (MULTIPLIER)
9
                       9
                           ; *
                                RETURNS : R2 (UPPER 32 BIT PRODUCT)
                           : *
1.0
                       10
                                         R3 (LOWER 32 BIT PRODUCT)
                       11
11
                           ;*********************
                      12
13 00001000
                      13
                                   .SECTION A, CODE, LOCATE=H'1000
          00001000
                     14
                           MULU32 .EQU $
                                                     ; Entry point
15 00001000 4F12
                      15
                                 STS.L MACL,@-R15 ; Escape register
                                  MOV.L R4,@-R15
16 00001002 2F46
                      16
17 00001004 2F56
                                  MOV.L R5,@-R15
                      17
18 00001006 2F66
                      1.8
                                  MOV.L R6,@-R15
1 Q
                      19
20 00001008 201E
                      20
                                  MULU R1,R0
                                                    ; Lower 16 bit + lower 16 bit -> R3
21 0000100A 6009
                      21
                                  SWAP.W R0,R0
22 00001000 0312
                      22
                                  STS
                                         MACL,R3
23 0000100E 201E
                      23
                                  MULU R1,R0
                                                     ; Upper 16 bit + lower 16 bit -> R5
24 00001010 6119
                      24
                                  SWAP.W R1.R1
25 00001012 051A
                      25
                                  STS
                                         MACL,R5
26 00001014 201E
                      26
                                  MIII.II
                                        R1.R0
                                                     ; Upper 16 bit + upper 16 bit -> R2
27 00001016 6009
                      27
                                  SWAP.W RO.RO
28 00001018 021A
                      28
                                  STS
                                         MACL,R2
29 0000101A 201E
                      29
                                                     ; Lower 16 bit + upper 16 bit -> R4
                                  MULU R1.R0
30 0000101C 6119
                      30
                                  SWAP.W R1.R1
31 0000101E 041A
                      31
                                  STS
                                         MACL,R4
32
                      32
33 00001020 0008
                      33
                                  CLRT
34 00001022 345E
                      34
                                  ADDC
                                        R5,R4
35 00001024 0629
                      35
                                  MOVT R6
                                                     ; R6 <- Carry
36 00001026 4628
                      36
                                  SHLL16 R6
37 00001028 326C
                      37
                                         R6,R2
                                                     ; Carry = 1 R2 \leftarrow R2 + H'0001000
                                  ADD
                                                     ; Carry = 0 R2 <- R2 + H'0000000
38
                      38
39 0000102A 6543
                      39
                                  VOM
                                        R4.R5
40 0000102C 4528
                       40
                                  SHLL16 R5
41 0000102E 4429
                      41
                                  SHLR16 R4
42
                       42
43 00001030 0008
                                  CLRT
44 00001032 335E
                       44
                                  ADDC
                                       R5,R3
45 00001034 0629
                                       R6
                       45
                                  TVOM
                                                     ; R6 <- Carry
46 00001036 326C
                                                     ; Carry = 1 R2 < - + H'00000001
                       46
                                  ADD
                                        R6,R2
                       47
                                                     ; Carry = 0 R2 <- + H'00000000
48 00001038 324C
                       48
                                  ADD
                                        R4.R2
                       49
```



# SH7000 Series 32 Bit × 32 Bit = 64 Bit (Unsigned)

50 0000103A 66F6	50	MOV.L	@R15+,R6	; Return register
51 0000103C 65F6	51	MOV.L	@R15+,R5	;
52 0000103E 64F6	52	MOV.L	@R15+,R4	;
53 00001040 000B	53	RTS		i
54 00001042 4F16	54	LDS.L	@R15+,MACL	;
55	55	.END		
*****TOTAL ERRORS	0			
*****TOTAL WARNINGS	0			

# **SH7000 Series** 32 Bit × 32 Bit = 64 Bit (Unsigned)

#### Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.