date: 2003/03/20

HITACHI SEMICONDUCTOR TECHNICAL UPDATE

Classification of Production	MPU			No	TN-SH7-468A/E	Rev	1
THEME	SH7760 changes of the electric characteristics and USB mod other modules functional explanation.		Classification of Information	3. I 4. (Spec change Supplement of Documents Limitation of Use Change of Mask Change of Production Line		
		Lot No.				Effec	ctive Date
PRODUCT NAME	SH7760	All lots	Reference Documents		0 Hardware Manual 502-291 Rev. 1.0	E	ternity

This is to notify you of charges in the electrical characteristics of the SH7760, and USB as detailed below.

1. Absolute Maximum Ratings (Table 33.1)

Before change (rev 1.0)		After change			
Item	Symbol	Item	Symbol		
I/O, CPG, ADC, USB	V_{DDQ}	I/O, CPG, ADC	V_{DDQ}		
power supply voltage	$V_{\text{DD-CPG}}$	power supply voltage	$V_{\text{DD-CPG}}$		
	AV_{CC-ADC}		AV_{CC-ADC}		

2. DC Characteristics (Table 33.2)

	Item		Before	e change (re	ev 1.0)	After change			Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Input voltage	I2C1_SCL,I2C1_SDA, I2C0_SCL,I2C_SDA	V_{IH}	$V_{DDQ}\!\times\!0.8$	_	5.5	$V_{DDQ} \times 0.7$	_	5.5	V
	Other input pins	_	$V_{DDQ} \times 0.8$	_	$V_{\mathrm{DDQ}} + 0.3$	2.2	_	$V_{DDQ} + 0.3$	_
	I2C1_SCL,I2C1_SDA, I2C0_SCL,I2C_SDA	V_{IL}	-0.5	_	$V_{DDQ} \times 0.1$	-0.5	_	$V_{DDQ} \times 0.3$	-

Before change (rev 1.0)

Notes: 1. Regardless of whether or not the PLL is used, connect V_{DDQ} and AV_{CC_ADC} to $V_{DD-PLL1/2/3}$ to V_{DD} , and V_{SS-CPG} and $V_{SS-PLL1/2/3}$ to GND. The LSI may be damage when not filling this.

After change

Notes: 1. Regardless of whether or not the PLL is used, please supply the same voltage to V_{DDQ} , $AV_{CC\text{-}ADC}$ and $V_{DD\text{-}CPG}$, supply the same voltage $V_{DD\text{-}PLL1/2/3}$ and V_{DD} , connect V_{SS} , $V_{SS\text{-}CPG}$ and $V_{SS\text{-}PLL1/2/3}$ to GND. The LSI may be damage when not filling this.

The continuation from 2. DC Characteristics (Table 33.2)

Be	fore change (rev 1.0))	After change				
	Item Symbol			Symbol			
Output	all output pins	V _{OH}	Output	Output all output pins*6			
voltage			voltage				

After change

Notes: 6. I2Cn_SCL and I2Cn_SDA pins are removed.

3. CMT Module Signal Timing (Table 33.13)

Itom	G 1.1 —	Before cha	nge (rev 1.0)	After		
Item	Symbol —	Min.	Max.	Min.	Max.	Unit
CMT_CTR output delay time	t_{TMD}	_	36	_	8	ns
CMT_CTR input setup time	t_{TMS}	20	_	6	_	ns
CMT_CTR input hold time	t_{TMH}	20	_	2	_	ns

4. HCAN2 Module Signal Timing (Table 33.14)

Item	Cl1	Before char	nge (rev 1.0)	After	— Unit	
Item	Symbol —	Min.	Max.	Min.	Max.	- Unit
CAN_TX output delay time	t_{CAND}	_	100	_	6	ns
CAN_RX input setup time	t_{CANS}	100	_	4	_	ns
CAN_RX input hold time	t_{CANH}	100	_	2.5	_	ns

5. GPIO Signal Timing (Table 33.15)

Itam	0 11 -	Before char	nge (rev 1.0)	After		
Item	Symbol —	Min.	Max.	Min.	Max.	Unit
GPIO output delay time	$t_{\rm IOPD}$	_	20	_	9	ns
GPIO input setup time	t_{IOPS}	20	_	7	_	ns
GPIO input hold time	$t_{\rm IOPH}$	20	_	5	_	ns

6. I²C Electrical Characteristics (2. I²C DC characteristics) (Table 33.17)

I		Before cha	ange (rev 1.0)	After	TT!4	
Iten	n Symbol	Min.	Max.	Min.	Max.	Unit
T 1.	$t_{ m IH}$	$V_{DDQ} \times 0.8$	5.5	$V_{DDQ} \times 0.7$	5.5	V
Input voltage	$t_{ m IL}$	-0.5	$V_{DDQ} \times 0.1$	-0.5	$V_{DDQ} \times 0.3$	V

7. I²C Electrical Characteristics (3. I²C AC characteristics) (Table 33.18)

Item	Cl1	Before change (rev 1.0)			After	After change		
	Symbol —	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
I2Cn_SCL frequency	t_{Icyc}	0	_	400	_	_	400	kHz
I2Cn_SCL/I2Cn_SDA rise time	t_{ICr}	_	_	300	20 + 0.1Cb*	_	300	ns
I2Cn_SCL/I2Cn_SDA fall time	$t_{\rm ICf}$	_	_	300	20 + 0.1Cb*	_	300	ns

After change

Note: * Cb is the total capacity of one bus line. (max. 400pF)

8. I²C Electrical Characteristics (4. I²C Schmitt characteristics) (Table 33.19)

The sec	Cl1 -	Before chan	ige (rev 1.0)	After	II:4		
Item	Symbol —	Min.	Max.	Min.	Max.	- Unit	
There do ald scales as	VTT+	_	$V_{DDQ}\!\times\!0.8$	$V_{DDQ} \times 0.7$		V	
Threshold voltage	VTT-	$V_{DDQ} \times 0.1$	_		$V_{DDQ} \times 0.3$	V	

9. SSI Interface Module Signal Timing (Table 33.29)

Τ.	6 11 -	Before char	nge (rev 1.0)	After	— II:4	
Item	Symbol —	Min.	Max.	Min. Max.		- Unit
Output cycle time	t_{OSCK}	T.B.D	T.B.D	40	710	ns
Input cycle time	$t_{\rm ISCK}$	T.B.D	T.B.D	80	3300	ns
Input high level width / Output high	. /.	T.D.D.		65		
level width	t _{IHC} /t _{OHC}	T.B.D	_	65	_	ns
Input low level width / Output low	. /4	T.B.D		65		
level width	t_{ILC}/t_{OLC}	1.Β.D	_	65	_	ns

10. A/D Converter Characteristics (Table 33.30)

Before change (rev 1.0)

Notes: 2. AV_{CC-ADC}= GND

After change

Notes: 2. AV_{SS-ADC}= GND

11. Section 16 Timer/Counter (CMT)

Before change (rev 1.0)

16.4.4 16-Bit Timer: Input Capture 4 lines

The counters will retain their values or can be cleared to H'0000 by disabling the timer enable bits.

After change

The counters will be cleared to H'0000 by disabling the timer enable bits.

Before change (rev 1.0)

16.4.5 16-Bit Timer: Output Compare 6 lines

The counters will retain their values or can be cleared to H'0000 by disabling the timer enable bits.

After change

The counters will be cleared to H'0000 by disabling the timer enable bits.

Before change (rev 1.0)

16.4.7 Counter: Up-Counter with Capture 4 lines

The counters will retain their values or can be cleared to H'0000 by disabling the timer enable bits.

After change

The counters will be cleared to H'0000 by disabling the timer enable bits.

12. Section 21 USB Host Module (USB)

Before change (rev 1.0)

The USB Host Controller module supports Open Host Controller Interface (Open HCI) Specification for the Universal Serial Bus (USB) as well as the Universal Serial Bus specification Ver.1.1.

After change

The USB Host Controller module supports Open Host Controller Interface (Open HCI) Specification*2 for the Universal Serial Bus (USB) as well as the Universal Serial Bus specification Ver.1.1 *1.

[Note] *1: Moreover, refer to the USB Host Electrical Characteristics section for the electrical characteristics of USB Host.

*2 : Part of registers is not supported. For details, see section 21.3, Register Descriptions and section 21.6, Restrictions on HcRhDescriptorA.