

SH7000 Series

Quotient of 32 Bit ÷ 32 Bit (Unsigned)

Label: DIVU32Q

Functions Used: DIV0U Instruction
DIV1 Instruction

Contents

1. Function	2
2. Arguments.....	2
3. Internal Register Changes and Flag Changes.....	3
4. Programming Specifications	4
5. Notes	4
6. Description	5
7. Flowchart.....	9
8. Program Listing	10

1. Function

Divides the dividend (unsigned 32 bits) by the divisor (unsigned 32 bits), and determines the quotient (unsigned 32 bits). Also indicates errors (division by 0) in the T bit.

2. Arguments

Description		Storage Location	Data Length (Bytes)
Input	Dividend (unsigned 32 bits)	R1	4
	Divisor (unsigned 32 bits)	R0	4
Output	Quotient (unsigned 32 bits)	R1	4
	Error (division by 0) generated/not generated (generated: T = 1, not generated: T = 0)	T bit (SR)	4

3. Internal Register Changes and Flag Changes

(Before Execution) → (After Execution)	
R0	Divisor (unsigned 32 bits) → No change
R1	Dividend (unsigned 32 bits) → Quotient (unsigned 32 bits)
R2	Work
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	(SP)

- T bit

*
- : No change
- * : Change
- 0 : Fixed 0
- 1 : Fixed 1

4. Programming Specifications

Program memory (bytes)
152
Data memory (bytes)
0
Stack (bytes)
4
Number of states
74
Reentrant
Yes
Relocation
Yes
Intermediate interrupt
Yes

5. Notes

The number of states indicated in the programming specifications is the value when $H'FFFFFFF \div H'FFFFFFE$ is calculated.

6. Description

(1) Function

Details of the arguments are as follows.

R0: Set the divisor (unsigned 32 bits) as the input argument.

R1: Set the dividend (unsigned 32 bits) as the input argument.
Holds the quotient (unsigned 32 bits) as the output argument.

T bit (SR): Indicates whether an error (division by 0) has occurred.
T bit = 1: Indicates an error (division by 0) has occurred.
T bit = 0: Indicates no error (division by 0) has occurred.

Figure 1 shows a software DIVU32Q execution example.




Figure 1 Software DIVU32Q Execution Example

(2) Usage Notes

After execution of software instruction DIVU32Q, the quotient is set in R1, which previously contained the dividend, and the dividend is destroyed. If the value for the dividend will be needed after the software DIVU32Q instruction is executed, it should be saved beforehand.

(3) RAM Used

No RAM is used by the software DIVU32Q instruction.

(4) Usage Example

After the dividend and divisor are set in the input arguments, the software instruction DIVU32Q is executed by a subroutine call.

```

MOV.L DATA1,R1    . . . . Sets dividend (unsigned 32 bits) in input argument (R1)
BSR   DIVU32Q      . . . . Subroutine call to software instruction DIVU32Q
MOV.L DATA2,R0    . . . . Sets divisor (unsigned 32 bits) in input argument (R0)
BT    ERROR        . . . . Branches to error processing subroutine if error (division by 0) occurs
    .
    .
    .
.align 4
DATA1 .data.l H'FFFFFFFF
DATA2 .data.l H'FFFFFFFE
    
```

(5) Operating Principle

- (a) Before division, the following initial settings are carried out.
 - (i) R2 is used for the upper 32 bits to zero-extend the dividend to 64 bits.
(Figure 2-(1))
 - (ii) The M, Q, and T bits used in one-step division are set to division values.
(Figure 2-(2))




Figure 2 Initial Settings

- (b) As shown in figure 3, the division operation is repeated through the number of divisor bits (32 times) using the ROTCL and DIV1 instructions.




Figure 3 Division

- (c) As shown in figure 4, the 32nd quotient of one-step division is stored in the T bit at the end of division. The 32nd quotient of one-step division stored in the T bit is stored in the LSB of R1, and the R1 contents are the final quotient.





Figure 4 Quotient

7. Flowchart



8. Program Listing

```

1      1      ;*****
2      2      ;*
3      3      ;*      NAME ; QUOTIENT OF 32 BIT UNSIGNED DIVISION (DIVU32Q) *
4      4      ;*
5      5      ;*****
6      6      ;*
7      7      ;*      ENTRY : R1 (DIVIDEND)
8      8      ;*      R0 (DIVISOR)
9      9      ;*      RETURNS : R1 (QUOTIENT)
10     10     ;*      T BIT (ERROR -> TRUE;T=1,FALSE;T=0
11     11     ;*
12     12     ;*****
13     13     .SECTION A,CODE,LOCATE=H'1000
14     14     DIVU32Q .EQU      $      ; Entry point
15     15     MOV.L      R2,@-R15      ; Escape register
16     16     TST        R0,R0          ; Divisor = 0 ?
17     17     BT         DIVU32Q1      ; Yes
18     18     XOR        R2,R2          ; R2 <- H'00000000
19     19     DIV0U      ; Divide as unsigned
20     20
21     21     ROTCL      R1              ; Divide 1 step
22     22     DIV1       R0,R2          ;
23     23     ROTCL      R1              ;
24     24     DIV1       R0,R2          ;
25     25     ROTCL      R1              ;
26     26     DIV1       R0,R2          ;
27     27     ROTCL      R1              ;
28     28     DIV1       R0,R2          ;
29     29     ROTCL      R1              ;
30     30     DIV1       R0,R2          ;
31     31     ROTCL      R1              ;
32     32     DIV1       R0,R2          ;
33     33     ROTCL      R1              ;
34     34     DIV1       R0,R2          ;
35     35     ROTCL      R1              ;
36     36     DIV1       R0,R2          ;
37     37
38     38     ROTCL      R1              ;
39     39     DIV1       R0,R2          ;
40     40     ROTCL      R1              ;
41     41     DIV1       R0,R2          ;
42     42     ROTCL      R1              ;
43     43     DIV1       R0,R2          ;
44     44     ROTCL      R1              ;
45     45     DIV1       R0,R2          ;
46     46     ROTCL      R1              ;
47     47     DIV1       R0,R2          ;
48     48     ROTCL      R1              ;
49     49     DIV1       R0,R2          ;

```

50	00001042	4124	50	ROTCL	R1	;
51	00001044	3204	51	DIV1	R0,R2	;
52	00001046	4124	52	ROTCL	R1	;
53	00001048	3204	53	DIV1	R0,R2	;
54			54			;
55	0000104A	4124	55	ROTCL	R1	;
56	0000104C	3204	56	DIV1	R0,R2	;
57	0000104E	4124	57	ROTCL	R1	;
58	00001050	3204	58	DIV1	R0,R2	;
59	00001052	4124	59	ROTCL	R1	;
60	00001054	3204	60	DIV1	R0,R2	;
61	00001056	4124	61	ROTCL	R1	;
62	00001058	3204	62	DIV1	R0,R2	;
63	0000105A	4124	63	ROTCL	R1	;
64	0000105C	3204	64	DIV1	R0,R2	;
65	0000105E	4124	65	ROTCL	R1	;
66	00001060	3204	66	DIV1	R0,R2	;
67	00001062	4124	67	ROTCL	R1	;
68	00001064	3204	68	DIV1	R0,R2	;
69	00001066	4124	69	ROTCL	R1	;
70	00001068	3204	70	DIV1	R0,R2	;
71			71			;
72	0000106A	4124	72	ROTCL	R1	;
73	0000106C	3204	73	DIV1	R0,R2	;
74	0000106E	4124	74	ROTCL	R1	;
75	00001070	3204	75	DIV1	R0,R2	;
76	00001072	4124	76	ROTCL	R1	;
77	00001074	3204	77	DIV1	R0,R2	;
78	00001076	4124	78	ROTCL	R1	;
79	00001078	3204	79	DIV1	R0,R2	;
80	0000107A	4124	80	ROTCL	R1	;
81	0000107C	3204	81	DIV1	R0,R2	;
82	0000107E	4124	82	ROTCL	R1	;
83	00001080	3204	83	DIV1	R0,R2	;
84	00001082	4124	84	ROTCL	R1	;
85	00001084	3204	85	DIV1	R0,R2	;
86	00001086	4124	86	ROTCL	R1	;
87	00001088	3204	87	DIV1	R0,R2	;
88			88			;
89	0000108A	4124	89	ROTCL	R1	;
90	0000108C	0008	90	CLRT		; T bit <- No error
91	0000108E	000B	91	RTS		;
92	00001090	62F6	92	MOV.L	@R15+,R2	; Return register
93	00001092		93	DIVU32Q1		;
94	00001092	0018	94	SETT		; T bit <- Error
95	00001094	000B	95	RTS		;
96	00001096	62F6	96	MOV.L	@R15+,R2	; Return register
97			97	.END		
*****TOTAL ERRORS 0						
*****TOTAL WARNINGS 0						

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.