

## HITACHI SEMICONDUCTOR TECHNICAL UPDATE

Classification of Production	MPU			No	TN-SH7-465A/E	Rev	1
THEME	Manual correction about the Pin Functions		Classification of Information	<ol style="list-style-type: none"> <li>1. Spec change</li> <li>② Supplement of Documents</li> <li>3. Limitation of Use</li> <li>4. Change of Mask</li> <li>5. Change of Production Line</li> </ol>			
PRODUCT NAME	SH7750,SH7750S, SH7750R	Lot No.	Reference Documents	SH7750Series Hardware Manual (ADE-602-124E)		Effective Date	
		All				Eternal	

It corrects about Appendix E Pin Functions E.1 Pin States. Please refer to the following.

Table 1 Pin States in Reset, Power-Down State, and Bus-Released State

Signal Name	I/O	Reset (Power-On)		Reset (Manual)		Standby	Bus Released	Hard- Ware Standby	notes
		Master	Slave	Master	Slave				
D0 to D7	I/O	Z	Z	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z	
D8 to D15	I/O	Z	Z	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z	
D15 to D23	I/O	Z	Z	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z	
D24 to D31	I/O	Z	Z	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z	
D32 to D51	I/O	Z	Z	Z <sup>*21</sup> K <sup>*20</sup>	Z <sup>*21</sup> K <sup>*20</sup>	Z <sup>*21</sup> K <sup>*20</sup>	Z <sup>*21</sup> K <sup>*20</sup>	Z	
D52 to D55	I/O	Z	Z	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z	
D56 to D63	I/O	Z	Z	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z <sup>*21</sup>	Z	
A0,A1,A18 to A25	O	PZ	PZ	Z <sup>*14</sup> O <sup>*17</sup>	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*7</sup>	Z <sup>*14</sup>	Z	
A2 to A17	O	PZ	PZ	Z <sup>*14</sup> O <sup>*9</sup>	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*7</sup>	Z <sup>*14</sup>	Z	
RESET#	I	I	I	I	I	I	I	I	
BACK#/BSREQ#	O	H	H	H	H	H	O	Z	
BREQ#/BSACK#	I	PI	PI	I <sup>*13</sup>	I <sup>*13</sup>	I <sup>*13</sup>	I <sup>*13</sup>	Z	
BS#	O	H	PZ	H	Z <sup>*14</sup>	Z <sup>*14</sup> H <sup>*7</sup>	Z <sup>*14</sup>	Z	
CKE	O	H	H	O	O	L	O	Z	
CS0# to CS6#	O	H	PZ	H	Z <sup>*14</sup>	Z <sup>*14</sup> H <sup>*7</sup>	Z <sup>*14</sup>	Z	
RAS#	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
RD#/CASS#/FRAME#	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
RD/WR#	O	H	PZ	H	Z <sup>*14</sup>	Z <sup>*14</sup> H <sup>*7</sup>	Z <sup>*14</sup>	Z	
RDY#	I	PI	PI	I <sup>*13</sup>	I <sup>*13</sup>	Z <sup>*13</sup>	I <sup>*13</sup>	Z	
WE7#/CAS7#/DQM7	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
WE6#/CAS6#/DQM6	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
WE5#/CAS5#/DQM5	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
WE4#/CAS4#/DQM4	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
WE3#/CAS3#/DQM3	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
WE2#/CAS2#/DQM2	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
WE1#/CAS1#/DQM1	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
WE0#/CAS0#/DQM0	O	H	PZ	O	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
DACK0 to DACK1	O	L	L	L	L	Z <sup>*12</sup> O <sup>*8</sup>	O	Z	
MD7/TXD	I/O	PI <sup>*16</sup>	PI <sup>*16</sup>	Z <sup>*12</sup>	Z <sup>*12</sup>	Z <sup>*12</sup> K <sup>*20</sup> O <sup>*8</sup>	Z <sup>*12</sup> K <sup>*20</sup> O <sup>*8</sup>	Z	
MD6/IOIS16#	I	PI <sup>*16</sup>	PI <sup>*16</sup>	I <sup>*13</sup>	I <sup>*13</sup>	Z <sup>*13</sup>	I <sup>*13</sup>	Z	

Table 1 Pin States in Reset, Power-Down State, and Bus-Released State(cont)

Signal Name	I/O	Reset (Power-On)		Reset (Manual)		Standby	Bus Released	Hard- Ware Standby	notes
		Master	Slave	Master	Slave				
MD5/RAS2#	I/O <sup>*1</sup>	PI <sup>*16</sup>	PI <sup>*16</sup>	Z <sup>*14</sup> O <sup>*6</sup>	Z <sup>*14</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z <sup>*14</sup> O <sup>*5</sup>	Z	
MD4/CE2B#	I/O <sup>*3</sup>	PI <sup>*16</sup>	PI <sup>*16</sup>	Z <sup>*14</sup> H <sup>*7</sup>	Z <sup>*14</sup>	Z <sup>*14</sup> H <sup>*7</sup>	Z <sup>*14</sup>	Z	
MD3/CE2A#	I/O <sup>*2</sup>	PI <sup>*16</sup>	PI <sup>*16</sup>	Z <sup>*14</sup> H <sup>*7</sup>	Z <sup>*14</sup>	Z <sup>*14</sup> H <sup>*7</sup>	Z <sup>*14</sup>	Z	
CKIO	O	O	O	O <sup>*11</sup> Z <sup>*11</sup>	O <sup>*11</sup> Z <sup>*11</sup>	PZ	O <sup>*11</sup> Z <sup>*11</sup>	Z	
STATUS1	O	O	O	O	O	O	O	Z O <sup>*18</sup>	
IRL0# to IRL3#	I	PI	PI	I <sup>*13</sup>	I <sup>*13</sup>	I <sup>*13</sup>	I <sup>*13</sup>	I	
NMI	I	PI	PI	I <sup>*13</sup>	I <sup>*13</sup>	I <sup>*13</sup>	I <sup>*13</sup>	I	
DREQ0# to DREQ1#	I	PI	PI	I <sup>*12</sup>	I <sup>*12</sup>	Z <sup>*12</sup>	I <sup>*12</sup>	Z	
DRAK0 to DRAK1	O	L	L	L	L	Z <sup>*12</sup> O <sup>*8</sup>	O	Z	
MD0/SCK	I/O	PI <sup>*16</sup>	PI <sup>*16</sup>	I <sup>*12</sup>	I <sup>*12</sup>	Z <sup>*12</sup> K <sup>*20</sup> O <sup>*8</sup>	I <sup>*12</sup> O K <sup>*20</sup>	Z	
RXD	I	PI	PI	I <sup>*12</sup>	I <sup>*12</sup>	Z <sup>*12</sup>	I <sup>*12</sup>	Z	
SCK2/MRESET#	I	PI	PI	I <sup>*12</sup>	I <sup>*12</sup>	I <sup>*12</sup>	I <sup>*12</sup>	Z	
MD1/TXD2	I/O	PI <sup>*16</sup>	PI <sup>*16</sup>	Z <sup>*12</sup>	Z <sup>*12</sup>	Z <sup>*12</sup> K <sup>*20</sup> O <sup>*8</sup>	Z <sup>*12</sup> K <sup>*20</sup> O <sup>*8</sup>	Z	
MD2/RXD2	I	PI <sup>*16</sup>	PI <sup>*16</sup>	I <sup>*12</sup>	I <sup>*12</sup>	Z <sup>*12</sup>	I <sup>*12</sup>	Z	
CTS2#	I/O	PI	PI	I <sup>*12</sup>	I <sup>*12</sup>	Z <sup>*12</sup> K <sup>*20</sup>	I <sup>*12</sup> K <sup>*20</sup>	Z	
MD8/RTS2#	I/O	PI <sup>*16</sup>	PI <sup>*16</sup>	I <sup>*12</sup>	I <sup>*12</sup>	Z <sup>*12</sup> K <sup>*20</sup>	I <sup>*12</sup> K <sup>*20</sup>	Z	
TCLK	I/O	PI	PI	I <sup>*12</sup>	I <sup>*12</sup>	Z <sup>*12</sup> O <sup>*19</sup>	I <sup>*12</sup> O <sup>*19</sup>	Z	
TDO	O	O	O	O	O	O	O	Z	
TMS	I	PI	PI	PI	PI	PZ	PI	Z	
TCK	I	PI	PI	PI	PI	PZ	PI	Z	
TDI	I	PI	PI	PI	PI	PZ	PI	Z	
TRST#	I	PI	PI	PI	PI	PZ	PI	Z	
CKIO2 <sup>*23</sup>	O	PZ <sup>*22</sup> O <sup>*10</sup>	PZ <sup>*22</sup> O <sup>*10</sup>	PZ <sup>*22</sup> O <sup>*10*22</sup>	PZ <sup>*22</sup> O <sup>*10*22</sup>	PZ	PZ <sup>*22</sup> O <sup>*10*22</sup>	Z	
RD2# <sup>*23</sup>	O	Z <sup>*22</sup> H <sup>*10*22</sup>	Z <sup>*22</sup> PZ <sup>*10</sup>	Z <sup>*14*22</sup> O <sup>*10</sup>	Z <sup>*10*14</sup>	Z <sup>*10*14</sup> O <sup>*5</sup>	Z <sup>*10*14</sup> O <sup>*5</sup>	Z	
RD/WR2# <sup>*23</sup>	O	Z <sup>*22</sup> H <sup>*10*22</sup>	Z <sup>*22</sup> PZ <sup>*10</sup>	Z <sup>*14*22</sup> H <sup>*10</sup>	Z <sup>*10*14</sup>	Z <sup>*10*14</sup> H <sup>*5</sup>	Z <sup>*10*14</sup>	Z	
CKIO2ENB# <sup>*23</sup>	I	PI	PI	PI	PI	PI	PI	Z	
CA	I	I	I	I	I	I	I	I	
ASEBRK#/BRKACK#	I/O	PI <sup>*24</sup> O <sup>*24</sup>	PI <sup>*24</sup> O <sup>*24</sup>	PI <sup>*24</sup> O <sup>*24</sup>	PI <sup>*24</sup> O <sup>*24</sup>	PI <sup>*24</sup> O <sup>*24</sup>	PI <sup>*24</sup> O <sup>*24</sup>	Z	

## Notes:

I : Input(not Pulled Up)  
 O : Output  
 Z : High-impedance(not Pulled Up)  
 H : High-level output  
 L : Low-level output  
 K : Output state held  
 PI : Input(Pulled Up)  
 PZ: High-impedance (not Pulled Up)

- \*1: Output when area 2 is used as DRAM.
- \*2: Output when area 5 is used as PCMCIA.
- \*3: Output when area 6 is used as PCMCIA.
- \*4: Depends on refresh and DMAC operations.
- \*5: Z(I) or O on refresh operations, depending on register setting(BCR1.HIZCNT).
- \*6: Depends on refresh operations.
- \*7: Z(I) or H(state held), depending on register setting (BCR1. HIZMEM).
- \*8: Z or O, depending on register setting (STBCR.PHZ).
- \*9: Output when refreshing is set.
- \*10: Operation in respective state when CKIO2ENB# = 0(SH7750/SH7750S)(High-level outputs at SH7750R).

- \*11: PZ or O, depending on register setting (FRQCR.CKOEN).
- \*12: Pulled up or not pulled up, depending on register setting (STBCR.PPU).
- \*13: Pulled up or not pulled up, depending on register setting (BCR1.IPUP).
- \*14: Pulled up or not pulled up, depending on register setting (BCR1.OPUP).
- \*15: Not pulled up.
- \*16: Pulled up with a built-in pull-up resistance. However, it cannot use for fixation of an input MD pin at the time of power-on reset. Pulled up or down outside the SH-4
- \*17: Output when refreshing is set (SH7750R only).
- \*18: Z or O, depending on register setting (STBCR2.STHZ)(SH7750R only).
- \*19: Z or O, depending on register setting (TOCR.TCOE)
- \*20: Output state held when used as port.
- \*21: Pulled up or not pulled up, depending on register setting (BCR1.DPUP) (SH7750R only ).
- \*22: Z when CKIO2ENB# = 1
- \*23: BGA Package only.
- \*24: Depends on Emulator operations.

Changed parts:

1. Since a pull-up is not carried out by having no built-in pull-up, the description Z\*16 is changed to Z.  
The notes about SH7750R are added by \*21.
2. Since a pull-up is carried out by built-in pull-up, the description PI\*16, and I\*16 are changed to PI, and Z\*16 is changed to PZ.  
However, notes addition which is \*16 about MD pin pulled up.
3. Notes at the time of a port setup are added by \*20.
4. Since it outputs also at the time of refresh, the description O\*6 is changed to O.
5. DACK1-DACK0, and DRAK1-DRAK0 at the time of standby and Bus-released, the description O\*12 is changed to O.
6. Notes about SH7750R are added by \*18.
7. It adds about ASEBRK#/BRKACK.
8. BREQ#/BSACK# at the time of hardware standby is corrected to Z from I.
9. MD6/IOIS16#, DREQ1#-DREQ0#, MD0/SCK, RXD, MD2/RXD2, and RDY# at the time of standby, are corrected to Z from I.
10. TCLK, TMS, TCK, TDI and TRST# at the time of standby, are corrected to PZ from I.
11. \*13 of MD5/RAS2#, MD4/CE2B#, and MD3/CE2A# are corrected to \*14, and \*7 are added.
12. CKIO, and CKIO2 at the time of standby are corrected to PZ from ZO.
13. O\*18 is added to STATUS1-STATUS0 at the time of hardware standby.
14. K\*20 is added to MD1/TXD2, and MD7/TXD at the time of standby and Bus-released.
15. I at the time of standby of CTS2#, and MD8/RTS2# is deleted, and O at the time of standby and Bus-released is corrected to K.
16. The value at the time of CKIOENB# setup is indicated to CKIO2, RD2#, and RD/WR2#.