date: 2003/03/25

HITACHI SEMICONDUCTOR TECHNICAL UPDATE

Classification of Production	Development Environment				TN-OS*-074B/E	Rev	2	
THEME	HI7700/4 The restriction matter at the undefined interruption	time of	Classification of Information	1. Spec change 2. Supplement of Documents 3. Limitation of Use 4. Change of Mask 5. Change of Production Line				
PRODUCT NAME	HS0770ITI41SRE, HS0770ITI41SRB, HS0770ITI41SRS, HS0770ITI41SRE-E, HS0770ITI41SRB-E, HS0770ITI41SRS-E	1B, V1.0011, V1.0111, SS, V1.0Ar1, Reference			0/4 series User's Manual 702-248A)	Effective Date Forever		

Please	care about	a restriction matter	given	in the	e foll	owing	appending	data a	bout	undefined	interrur	otion.
1 ICUSC	care accar	a restriction matter	51,01	111 011	0 1011	C *** 1115	appenanns	autu u	Cour	anacimea	III COII G	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

[Attached document]

" [HI7700/4] The restriction matter at the time of undefined interruption " (HI7700/4-INTDWN-030225(E))"

Note:

This document corrects the clerical error of TN-OS-074A/E.

There is no change of attached document(HI7700/4-INTDWN-030225(E)).

Correction part:

Clerical error correction of the version number of a product

[Before] V1.00r1, V1.01r1, V1.0Ar1, V1.0Br1, V1.0Cr1, V1.0.04, V1.0.05

[After] V1.00r1, V1.01r1, V1.0Ar1, V1.0Br1, V1.0Cr1, V1.1.00, V1.2.00

[HI7700/4] The restriction matter at the time of undefined interruption

1. Phenomenon

If undefined interruption occurs when no interrupt handler is performed, the parameter "inf1" (R6 register : PC at the interruption) and "inf2" (R7 register : SR at the interruption) passed to the system-down routine will become inaccurate.

2. Countermeasure

Please modify the file "nnnn_intdwn.src" which is stored in the "hiuser\sh nnn" folder as follows.

[Note] "*nnnn*" Bold-faced-italic *nnnn* is the CPU name used for the sample file name. Example: The actual file for SH7729 is "7729_intdwn.src".

```
*********************
             = __kernel_undefint
  FUNCTION = undefined interrupt routine
_kernel _undefi nt:
                                                               Please replace these 2-lines the following.
                                                                 stc
                                                                          r6_bank, r0 ; get R6_bank1
  (0mi ssi on)
                                                                          #H' 3f, r0
                                                                                      ; get nest counter
                                                                 and
                                                                 cmp/eq #1, r0
                                                                                      ; if nest == 1
      mov. 1
               @(EXPEVT, r5), r5
                                            ; get EXPEVT code
                                                                 bt
                                                                          undefint020; then undefint020
               #SYSDWN16, r4
      mov. 1
                                            ; get error type
                                                                 mov
                                                                          r15, r1
                                                                                      ; get frame address
      mov. 1
               @(36, r15), r6
                                            ; get PC
                                                               undefint010:
               @(40, r15), r7
                                            ; get SR
      mov. 1
                                                                          @(36, r1), r6 ; get PC
                                                                 mov. 1
                                                                 mov. 1
                                                                          @(40, r1), r7 ; get SR
  (Omission)
      mov. 1
               #__kernel_sysdwn, r0
                                            ; call <u>__kernel_sysdwn</u>
      jsr
      nop
                                                        Please add the 4-lines just before ".pool."
                                                        undefint 020:
      . pool
                                                          stc
                                                                   r7_bank, r0
                                                                                ; get R7_bank1
                                                          bra
                                                                   undefi\,nt 010
  (Omission of the rest)
                                                          mov. 1
                                                                   @r0, r1
                                                                                 ; get frame address
```