## HITACHI MICROCOMPUTER TECHNICAL UPDATE

DATE	12 April 2000		No. TN-SH7-224A/E				
THEME	BSC WCR1 usage notice						
CLASSIFICATION	☐ Spec change ☐ Supplement of Documents	Limitation on Use					
PRODUCTNAME	HD6417750, HD6417750S				Lot No.etc.	All	
REFERENCE DOCUMENTS	SH7750 Hardware Manual		Re	v.	EffectiveDate	Eternity	
	511/750 Hardware Manual		1 - 3	3	From		

## 1. Contents

If the related control bits of WCR1 are cleared to 0, no cycle is inserted between write access and MPX address output cycle of the following access (both read and write) to a different area.

Table 1. Idle Insertion between Accesses

Following Cycle	Same Area				Different Area				Same Area	Different Area
	Read		Write		Read		Write		MPX	MPX
Preceding Cycle	CPU	DMA	CPU	DMA	CPU	DMA	CPU	DMA	Address Output	Address Output
Read			M	M	M	M	M	M	M(1)	M(1)
Write					M	M	M	M	Note 2	M
DMA Read (memory→device)			M	M	M	M	M	M		M(1)
DMA Write (device→memory)	D	D	D	D*	D	D	D	D		D(1)

M, D: WCR1 wait insertion

(M(1): One cycle inserted in MPX access even if WCR1 is cleared to 0)

M: Idle cycles are inserted by setting AnIW2-AnIW0 (area0 to area6)

D : Idle cycles are inserted by setting DMAIW2-DMAIW0

\*: No insertion in consecutive accesses to the same device

In this table, "DMA" means DMA single address transfer. DMA dual address transfer case is same as "CPU".

Notes: 1. When synchronous DRAM is used in RAS down mode, set bits DMAIW2-DMAIW0 to 000 and bits A3IW2-A3IW0 to 000.

