

SH7000 Series

Remainder of 32 Bit ÷ 32 Bit (Unsigned)

Label: DIVU32R

Functions Used: DIV0U Instruction

DIV1 Instruction

Contents

1.	Function	2
2.	Arguments	2
3.	Internal Register Changes and Flag Changes	3
4.	Programming Specifications	4
5.	Notes	4
6.	Description	5
7.	Flowchart	9
8.	Program Listing	10



1. Function

Divides the dividend (unsigned 32 bits) by the divisor (unsigned 32 bits), and determines the remainder (unsigned 32 bits). Also indicates errors (division by 0) in the T bit.

2. Arguments

Description		Storage Location	Data Length (Bytes)
Input	Dividend (unsigned 32 bits)	R1	4
	Divisor (unsigned 32 bits)	R0	4
Output	Remainder (unsigned 32 bits)	R2	4
	Error (division by 0) generated/not generated (generated: T = 1, not generated: T =	T bit (SR) 0)	4



3. Internal Register Changes and Flag Changes

	(Before Execution) \rightarrow (After Execution)	xecution)
R0	Divisor (unsigned 32 bits) → No cha	nge
R1	Dividend (unsigned 32 bits) → Change	2
R2	2 Undefined → Remain	nder (unsigned 32 bits)
R3	3	
R4	1	
R5	5	
R6	6	
R7	7	
R8	3	
R9		
R10	10	
R11	11	
R12	2	
R13	13	
R14	14	
R15	(SP)	

T bit * — : No change

* : Change0 : Fixed 01 : Fixed 1



4. Programming Specifications

Program memory (bytes)				
148				
Data memory (bytes)				
0				
Stack (bytes)				
0				
Number of states				
74				
Reentrant				
Yes				
Relocation				
Yes				
Intermediate interrupt				
Yes				

5. Notes

The number of states indicated in the programming specifications is the value when H'FFFFFFF ÷ H'FFFFFFF is calculated.



6. Description

(1) Function

Details of the arguments are as follows.

R0: Set the divisor (unsigned 32 bits) as the input argument.

R1: Set the dividend (unsigned 32 bits) as the input argument.

R2: Holds the remainder (unsigned 32 bits) as the output argument.

T bit (SR): Indicates whether an error (division by 0) has occurred.

T bit = 1: Indicates an error (division by 0) has occurred. T bit = 0: Indicates no error (division by 0) has occurred.

Figure 1 shows a software DIVU32R execution example.




Figure 1 Software DIVU32R Execution Example

(2) Usage Notes

The value of R1, which is set to the dividend, is changed when software instruction DIVU32R is executed. If the value for the dividend will be needed after the software DIVU32R instruction is executed, it should be saved beforehand.

(3) RAM Used

No RAM is used by the software DIVU32R instruction.



(4) Usage Example

After the dividend and divisor are set in the input arguments, the software instruction DIVU32R is executed by a subroutine call.

(5) Operating Principle

- (a) Before division, the following initial settings are carried out.
 - (i) R2 is used for the upper 32 bits to zero-extend the dividend to 64 bits. (Figure 2-(1))
 - (ii) The M, Q, and T bits used in one-step division are set to division values. (Figure 2-(2))




Figure 2 Initial Settings



(b) As shown in figure 3, the division operation is repeated through the number of divisor bits (32 times) using the ROCTL and DIV1 instructions.




Figure 3 Division



SH7000 Series Remainder of 32 Bit + 32 Bit (Unsigned)

(c) As shown in figure 4, the way of determining the remainder differs depending on the value of the T bit (quotient of 32nd one-step division) at the end of division.





Figure 4 Remainder



7. Flowchart





Program Listing 8.

```
:*****************
                      1
1
 2
 3
                              NAME ; RESIDUAL OF 32 BIT UNSIGNED DIVISION (DIVU32R) *
 4
                         ;*****************
5
                      5
7
                      7
                         ٠*
                              ENTRY : R1 (DIVIDEND)
8
                      8
                         ; *
                                      RO (DIVISOR)
9
                     9
                        ; *
                            RETURNS : R2 (RESIDUAL)
                        ; *
1.0
                     10
                                      T BIT (ERROR -> TRUE; T=1, FALSE; T=0
                     11
11
                        ;*********************
                     12
13 00001000
                    1.3
                               .SECTION A, CODE, LOCATE=H'1000
   00001000
                   14 DIVU32R .EOU $
                                                ; Entry point
                    15 TST R0.R0
15 00001000 2008
                                               ; Divisor = 0 ?
                                     DIVU32R2
16 00001002 8945
                    16
                              ВТ
                                                ; Yes
                    17
                                               ; R2 <- H'00000000
17 00001004 222A
                              XOR R2,R2
18 00001006 0019
                    18
                              DIV0U
                                                ; Divide as unsigned
                    19
20 00001008 4124
                    20
                              ROTCL R1
                                               ; Divide 1 step
21 0000100A 3204
                    21
                              DIV1 R0.R2
22 00001000 4124
                    22
                               ROTCL R1
23 0000100E 3204
                    23
                              DIV1 R0,R2
24 00001010 4124
                    24
                              ROTCL R1
25 00001012 3204
                    25
                               DIV1
                                      R0,R2
26 00001014 4124
                    26
                              ROTCI. R1
27 00001016 3204
                    27
                              DTV1 R0.R2
28 00001018 4124
                    28
                               ROTCL R1
29 0000101A 3204
                    29
                               DTV1 R0 R2
30 0000101C 4124
                    30
                              ROTCL R1
31 0000101E 3204
                    31
                               DIV1
                                      R0,R2
                    32
32 00001020 4124
                              ROTCL R1
33 00001022 3204
                    33
                               DIV1 R0.R2
                               ROTCL R1
34 00001024 4124
                     34
35 00001026 3204
                    3.5
                               DTV1 R0.R2
36
                    36
37 00001028 4124
                    37
                               ROTCL
                                      R1
38 0000102A 3204
                    38
                               DTV1
                                      R0,R2
39 0000102C 4124
                    39
                               ROTCI, R1
40 0000102E 3204
                    40
                               DTV1
                                      R0,R2
41 00001030 4124
                    41
                               ROTCL R1
42 00001032 3204
                    42
                               DTV1
                                      R0.R2
43 00001034 4124
                               ROTCL
                                      R1
44 00001036 3204
                    44
                               DIV1
                                      R0,R2
                               ROTCL R1
45 00001038 4124
                    45
46 0000103A 3204
                    46
                               DIV1
                                      R0,R2
47 0000103C 4124
                    47
                               ROTCL
48 0000103E 3204
                               DIV1
                    48
                                      R0.R2
49 00001040 4124
                    49
                               ROTCL
```

SH7000 Series Remainder of 32 Bit + 32 Bit (Unsigned)

	00001042		50		DIV1	R0,R2	;
	00001044		51		ROTCL	R1	i
52	00001046	3204	52		DIV1	R0,R2	i
53			53				i
54	00001048	4124	54		ROTCL	R1	i
55	0000104A	3204	55		DIV1	R0,R2	i
56	0000104C	4124	56		ROTCL	R1	i
57	0000104E	3204	57		DIV1	R0,R2	;
58	00001050	4124	58		ROTCL	R1	i
59	00001052	3204	59		DIV1	R0,R2	;
60	00001054	4124	60		ROTCL	R1	i
61	00001056	3204	61		DIV1	R0,R2	i
62	00001058	4124	62		ROTCL	R1	i
63	0000105A	3204	63		DIV1	R0,R2	;
64	0000105C	4124	64		ROTCL	R1	i
65	0000105E	3204	65		DIV1	R0,R2	;
66	00001060	4124	66		ROTCL	R1	;
67	00001062	3204	67		DIV1	R0,R2	;
68	00001064	4124	68		ROTCL	R1	;
69	00001065	3204	69		DIV1	R0,R2	;
70			70				i
71	00001068	4124	71		ROTCL	R1	i
72	0000106A	3204	72		DIV1	R0,R2	;
73	0000106C	4124	73		ROTCL	R1	;
74	0000106E	3204	74		DIV1	R0,R2	;
75	00001070	4124	75		ROTCL	R1	;
76	00001072	3204	76		DIV1	R0,R2	;
77	00001074	4124	77		ROTCL	R1	;
	00001076		78		DIV1	R0,R2	;
	00001078		79		ROTCL	R1	;
	0000107A		80		DIV1	R0,R2	;
	0000107C		81		ROTCL	R1	;
	0000107E		82		DIV1	R0,R2	;
	00001080		83		ROTCL	R1	;
	00001082		84		DIV1	RO,R2	;
	00001002		85		ROTCL	R1	;
	00001086		86		DIV1	R0,R2	;
87	00001000	3204	87		DIVI	10,12	:
	00001086	8900	88		BT	DIVU32R1	; T bit = 1 ?
	0000108A		89		ADD	R0,R2	; Clear oversub
	0000108A			DIVU32R		KU,KZ	. Clear Oversub
	0000108C		91	DIVUSZK	RTS		;
	0000108E		92	D T1 T1 2 0 D	CLRT		; T bit <- No error
	00001090			DIVU32R			;
	00001090		94		RTS		<i>i</i>
	00001092	0018	95		SETTT		; T bit <- Error
96			96		. END		
*****TOTAL ERRORS 0							
*****TOTAL WARNINGS 0							



SH7000 Series Remainder of 32 Bit + 32 Bit (Unsigned)

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.