



# Intel® 2700G7 Multimedia Accelerator

Design Guide

---

*November 2004*

Document Number: 304431-001



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation. No licenses, either express, implied or by estoppel are granted herein, and Intel makes no representation as to the need for licenses from any entity. For information on licensing Intel patents, please contact Intel. This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 2700G multimedia accelerator may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel, XScale, PXA270 & PXA27x, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others. PowerVR and the PowerVR logo are trademarks or registered trademarks of Imagination Technologies Limited.



Copyright © 2004, Intel Corporation



# Contents

---

1	Introduction .....	9
1.1	Reference Documentation .....	10
1.2	Component Overview .....	10
1.2.1	Intel® 2700G7 Multimedia Accelerator Package .....	10
1.2.2	General System Bus .....	11
1.2.3	Graphics Capabilities .....	11
1.2.3.1	LCD Outputs .....	11
1.2.3.2	LCD Input .....	11
1.3	System Configuration .....	12
1.4	Interface Operating Summary .....	12
1.5	General Design Considerations .....	13
2	Quadrant Layout and Component Placement .....	15
2.1	Component Quadrant Layout .....	15
3	Printed-Circuit Board (PCB) Technology .....	19
3.1	General PCB Characteristics .....	19
3.2	PCB Layer Assignment (Board Stackup) .....	20
4	Power Delivery and Power Savings .....	21
4.1	System Level Power Delivery .....	21
4.2	Intel® 2700G7 Multimedia Accelerator Power Delivery and Decoupling .....	23
4.2.1	Power Sequencing .....	23
4.2.2	Analog Power Delivery .....	23
4.2.3	Power Delivery .....	24
4.2.4	Decoupling Capacitors .....	26
5	Design Guidelines .....	27
5.1	General System Bus .....	27
5.1.1	General System Bus Routing Guidelines .....	27
5.2	Local Memory .....	30
5.3	Primary and Auxiliary LCD Output Interfaces .....	30
5.3.1	Strapping Options .....	31
5.3.2	LCD Output Routing Guidelines .....	31
5.3.2.1	Intermediate Device (RGB DAC, TMDS or TV Encoder) .....	32
5.3.2.2	16-bit Active LCD .....	33
5.3.2.3	18-bit Active LCD .....	34
5.3.2.4	24-bit Active LCD .....	35
5.3.3	Pulse Width Modulators .....	36
5.3.4	Leaving the LCD Output Unconnected .....	36
5.4	LCD Input .....	37
5.4.1	LCD Input Routing Guidelines .....	37
5.4.2	Leaving the LCD Input Unconnected .....	39
5.5	Clocks, Reset, and Straps .....	39
5.5.1	Clock Routing Guidelines .....	39

	5.5.1.1	Crystal Reference Guidelines .....	39
	5.5.1.1.1	Leaving the Crystal Unconnected .....	40
	5.5.1.2	Clock Reference Guidelines .....	40
	5.5.1.2.1	Leaving CLKIN Unconnected .....	40
	5.5.2	Straps .....	41
	5.5.3	Reset .....	41
	5.5.4	JTAG .....	42
	5.5.4.1	Leaving JTAG Unconnected .....	42
	5.5.5	GPIOs .....	42
	5.5.5.1	Leaving GPIOs Unconnected .....	42
	5.5.6	Reserved Signals .....	42
6		Schematic Checklist .....	43
	6.1	General System Bus .....	43
	6.2	Local Memory .....	44
	6.3	Primary and Auxiliary LCD Output Interfaces .....	45
	6.4	LCD Input Interface .....	47
	6.5	Clocks .....	48
	6.6	JTAG and Reset .....	48
	6.7	Miscellaneous .....	49
	6.8	Intel® 2700G7 Multimedia Accelerator Power Delivery .....	49
7		Layout Checklist .....	51
	7.1	General System Bus .....	51
	7.2	Local Memory .....	51
	7.3	Primary and Auxiliary LCD Output .....	52
	7.4	LCD Input Interface .....	52
	7.5	Clocks .....	53
	7.6	Miscellaneous .....	53



## Figures

Figure 1-1. Typical Intel® 2700G7 Multimedia Accelerator System Configuration.....	12
Figure 2-1. Intel® PXA27x Processor HDCSP (VF-BGA) Quadrant Layout (Top View)....	16
Figure 2-2. Intel® 2700G7 Multimedia Accelerator Quadrant Layout (Top View) .....	17
Figure 3-1. 8-layer PCB Stackup (Example 1) .....	20
Figure 3-2. 8-layer PCB Stackup (Example 2) .....	20
Figure 4-1. Intel® 2700G7 Multimedia Accelerator Platform Power Delivery Map.....	22
Figure 4-2. Example Analog Supply Filter for VCCA_CORE_PLL and VCCA_DISP_PLL.....	23
Figure 4-3. Top Layer Power Delivery .....	24
Figure 4-4. Power Delivery Layer 2 .....	25
Figure 4-5. Power Delivery Layer .....	25
Figure 5-1. General System Bus – Topology 1.....	28
Figure 5-2. General System Bus – Topology 2.....	29
Figure 5-3. General System Bus – Topology 3.....	29
Figure 5-4. LCD Outputs – Topology 1.....	31
Figure 5-5. Intel® 2700G7 Multimedia Accelerator Connectivity to 16-bpp LCD Panel .....	33
Figure 5-6. Intel® 2700G7 Multimedia Accelerator Connectivity to 18-bpp LCD Panel .....	34
Figure 5-7. Intel® 2700G7 Multimedia Accelerator Connectivity to 24-bpp LCD Panel .....	35
Figure 5-8. LCD Input – Topology 1 .....	38
Figure 5-9. Reference Crystal Topology.....	40

## Tables

Table 1-1. Interface Frequency and Voltage Summary .....	12
Table 3-1. Recommended PCB Design Guidelines .....	19
Table 4-1. Recommended Filter Components .....	24
Table 4-2. High Frequency Decoupling Recommendations .....	26
Table 4-3. Bulk Decoupling Requirements .....	26
Table 5-1. Intel® 2700G7 Multimedia Accelerator-to-Intel® PXA270 Applications Processor General System Bus Connections .....	27
Table 5-2. General System Bus Routing Guidelines – Topology 1 .....	28
Table 5-3. General System Bus Routing Guidelines – Topology 2 .....	29
Table 5-4. General System Bus Routing Guidelines – Topology 3 .....	29
Table 5-5. LCD Output Routing Guidelines – Topology 1 .....	31
Table 5-6. Intel® 2700G7 Multimedia Accelerator-to-Applications Processor LCD Input Connections .....	37
Table 5-7. LCD Input Routing Guidelines – Topology 1 .....	38
Table 5-8. Reference Crystal Component Recommendations .....	40
Table 5-9. Straps .....	41
Table 6-1. General System Bus Interface .....	43
Table 6-2. Local Memory Interface (for a single x32 memory device) .....	44
Table 6-3. Primary LCD Interface .....	45
Table 6-4. Primary LCD Strapping Options .....	46
Table 6-5. Auxiliary LCD Interface .....	46
Table 6-6. LCD Input Interface (for Dual Display mode) .....	47
Table 6-7. Clocks .....	48
Table 6-8. JTAG and Reset .....	48
Table 6-9. Miscellaneous .....	49
Table 7-1. General System Bus Design Checklist .....	51
Table 7-2. Local Memory Design Recommendations .....	51
Table 7-3. Primary and Auxiliary LCD Output Design Recommendations .....	52
Table 7-4. LCD Input Interface Design Recommendations .....	52
Table 7-5. Clocks Design Recommendations .....	53
Table 7-6. Miscellaneous .....	53



## *Revision History*

---

Rev. No.	Description	Date
-001	Initial Release	November 2004

§





# 1 Introduction

---

The Intel® 2700G7 Multimedia Accelerator package stacks the Intel® 2700G5 Multimedia Accelerator with 16 MB of local SDRAM memory running at 100 MHz.

This design guide contains the information required to complete a hardware design based on the 2700G7 Multimedia Accelerator. This document contains Routing Guidelines, Power Delivery Requirements, Breakout and Routing Examples, PCB Manufacturing Recommendations, and Placement Examples and Recommendations.

This design guide provides Intel's design recommendations for systems based on a supported applications processor with Intel® XScale™ technology and the 2700G7 Multimedia Accelerator.

**Note:** When a reference is made to the applications processor in this document, it is intended that this includes the Intel® PXA27x processor family of application processors. Where a reference is intended to refer to a specific processor, the specific processor will be listed separately.

These design guidelines have been developed to ensure maximum flexibility for board designers while reducing the risk of board related issues. The design information provided in this document falls into one of the two following categories:

- *Design Recommendations* are items based on Intel's simulations and lab experience to date and are strongly recommended to meet the timing and signal quality specifications.
- *Design Considerations* are suggestions for platform design that provide one way to meet the design recommendations. They are based on the reference platforms designed by Intel. They should be used as an example, but may not be applicable to particular designs.

Platform schematics are available and are intended as a reference for board designers. While the schematics may cover a specific design, the core schematics will remain the same for most platforms. The schematic set provides a reference schematic for each platform component as well as common system board options. Additional flexibility is possible through other permutations of these options and components.

## 1.1 Reference Documentation

Document Title	Document Number/Location
<i>Intel® 2700G7 Multimedia Accelerator Datasheet</i>	304430
<i>Intel® 2700G7 Multimedia Accelerator Development Platform Schematics</i>	304433
<i>Intel® 2700G Multimedia Accelerator Datasheet</i>	<a href="http://developer.intel.com/design/pc/a/prodbref/300571docs.htm#manual">http://developer.intel.com/design/pc/a/prodbref/300571docs.htm#manual</a> <a href="#">S</a>
<i>Intel® 2700G Multimedia Accelerator Reference Platform Schematics</i>	<a href="http://developer.intel.com/design/pc/a/prodbref/300571docs.htm#manual">http://developer.intel.com/design/pc/a/prodbref/300571docs.htm#manual</a> <a href="#">S</a>
<i>Intel® 2700G Multimedia Accelerator Development Platform Schematics</i>	<a href="http://developer.intel.com/design/pc/a/prodbref/300571docs.htm#manual">http://developer.intel.com/design/pc/a/prodbref/300571docs.htm#manual</a> <a href="#">S</a>
<i>Intel® PXA27x Processor Family Developer's Manual</i>	<a href="http://developer.intel.com/design/pc/a/prodbref/253820docs.htm#manual">http://developer.intel.com/design/pc/a/prodbref/253820docs.htm#manual</a> <a href="#">S</a>
<i>Intel® PXA27x Processor Family Design Guide</i>	<a href="http://developer.intel.com/design/pc/a/prodbref/253820docs.htm#manual">http://developer.intel.com/design/pc/a/prodbref/253820docs.htm#manual</a> <a href="#">S</a>

## 1.2 Component Overview

The Intel® XScale™ application processor and the 2700G7 Multimedia Accelerator delivers a feature-rich handheld platform solution.

The 2700G7 Multimedia Accelerator works in conjunction with the application processor to provide handheld devices with enhanced multimedia capabilities. These components are interconnected via a 32-bit general system bus.

The 2700G7 Multimedia Accelerator provides an interface to the general system bus, local memory, two LCD display outputs, and one LCD input. Functionality includes:

- 32-bit 100 MHz SDRAM for local memory
- High performance graphics acceleration via its 32-bit graphics engine that can operate at speeds up to 75 MHz
- Low power states
- Accelerated dual display, including support for simultaneous displays with independent images and resolutions

### 1.2.1 Intel® 2700G7 Multimedia Accelerator Package

The 2700G7 Multimedia Accelerator is a 14mm x 14mm 364 VF-BGA package with 0.65 mm ball pitch that includes the 2700G5 Multimedia Accelerator and 16MB of SDRAM (local memory) operating at 100 MHz at 1.8 V.

## 1.2.2 General System Bus

- Supports PXA27x family application processors
- Supports 32-bit data bus width only
- Operates at either 1.8 V or 2.5 V
- SRAM (write only) and Variable Latency I/O (VLIO) (read and write) protocols used to communicate with the 2700G7 Multimedia Accelerator

## 1.2.3 Graphics Capabilities

- 2D and 3D graphics acceleration
- High performance video acceleration
- 32-bit graphics engine with variable operating frequency (up to 75 MHz maximum)
- Dual display capabilities with independent images and resolutions
- Display resolutions up to 1024 x 768 @ 60 Hz with 24bpp from the 2700G7 Multimedia Accelerator

### 1.2.3.1 LCD Outputs

- Primary and auxiliary LCD outputs driven through the 2700G7 Multimedia Accelerator
- Flexible dual display allows either LCD interface to be driven by the 2700G7 Multimedia Accelerator's display engine
  - Other LCD interface driven by application processor's display engine through the 2700G7 Multimedia Accelerator
  - Auxiliary LCD output for systems supporting dual display
- Operate at either 1.8 V, 2.5 V, or 3.3 V
- Supports external encoders (VGA, TMDS, LVDS) to translate from LCD to a variety of display standards


### 1.2.3.2 LCD Input

- Single LCD input interface to accept LCD output from the applications processor
  - 2700G7 Multimedia Accelerator's display switching capabilities redirects this display stream out the appropriate LCD output interface
- LCD input only used for systems that support dual display
- Operates at either 1.8 V or 2.5 V

## 1.3 System Configuration

Figure 1-1 illustrates a typical high level configuration using 2700G7 Multimedia Accelerator system.

**Figure 1-1. Typical Intel® 2700G7 Multimedia Accelerator System Configuration**



## 1.4 Interface Operating Summary

Table 1-1 summarizes the voltage and operating frequencies for each of the 2700G7 Multimedia Accelerator's interfaces.

**Table 1-1. Interface Frequency and Voltage Summary**

Interface	Signaling Voltage	Max Frequency
System Bus	1.8 V, 2.5 V	N/A
Local Memory	1.8 V	100 MHz
Primary LCD Output	1.8 V, 2.5 V, and 3.3 V	100 MHz
Secondary LCD Output	1.8 V, 2.5 V, and 3.3 V	100 MHz
LCD Input	1.8 V and 2.5 V	46 MHz

## 1.5 General Design Considerations

If the guidelines listed in this document are not followed, it is recommended that thorough signal integrity and timing simulations are completed for each design. When the guidelines are followed, critical signals are recommended to be simulated to ensure proper signal integrity and flight time. Any deviation from the guidelines should be simulated.

Trace impedance is dependent on trace width, distance to reference plane, and dielectric constant. The trace impedance typically noted (i.e.,  $60\ \Omega \pm 15\%$ ) is the nominal trace impedance for a 5-mil wide microstrip trace that is 4.5 mils from its reference plane with a dielectric constant of 4.1. Different microstrip and stripline configurations are possible, but changes in trace width, dielectric constants, and distances to reference plane(s) will impact the trace impedance. For example, if the distance from a signal to its reference plane is reduced (maintaining the same dielectric constant), a 5-mil trace will no longer result in a  $60\ \Omega$  impedance. Due to these issues, special care should be taken when determining board stackup and routing techniques. Any significant deviations from the  $60\ \Omega$  trace impedance target should be evaluated with post-layout simulations.

Additionally, the nominal impedance is the impedance of the trace when not subjected to the fields created by changing current in neighboring traces. When calculating flight times, it is important to consider the minimum and maximum impedance of a trace based on the switching of neighboring traces. Using wider spaces between the traces can minimize this trace-to-trace coupling. In addition, these wider spaces reduce settling time.

Coupling between two traces is a function of the coupled length, the distance separating the traces, the signal edge rate, and the degree of mutual capacitance and inductance. To minimize the effects of trace-to-trace coupling, the routing guidelines contained in this document should be followed.

To ensure a clean signal return path, maintaining a solid reference plane is recommended. Signals (especially critical signals) should avoid routing over plane splits or voids as much as possible. If a signal transitions reference planes, appropriate bypass capacitors or stitching vias are recommended between the reference planes (near the reference transition).

§



## 2 *Quadrant Layout and Component Placement*

---

This chapter provides an example of a 2700G7 Multimedia Accelerator platform component placement for a reference design.

### 2.1 *Component Quadrant Layout*

Figure 2-1 provides the quadrant layout for the PXA27x processor and Figure 2-2 provides the quadrant layout for the 2700G7 Multimedia Accelerator. The quadrant layouts shown are approximations. The quadrant layout figures do not show the exact component ball count; only general quadrant information is presented and is intended for reference while using this document. Only the exact pin or ball assignment should be used to conduct routing analysis. Refer to the component datasheet for pin or ball assignment information.



Figure 2-1. Intel® PXA27x Processor HDCSP (VF-BGA) Quadrant Layout (Top View)







Figure 2-2. Intel® 2700G7 Multimedia Accelerator Quadrant Layout (Top View)



§



## 3 Printed-Circuit Board (PCB) Technology

This chapter provides printed-circuit board (PCB) technologies recommended for use in the 2700G7 Multimedia Accelerator systems. The 2700G7 Multimedia Accelerator components use a 14 mm x 14 mm VF-BGA package with 0.65 mm ball pitch. The PXA27x processor uses a 13 mm x 13 mm VF-BGA package. The VF-BGA package's 0.65 mm ball pitch provides the high density required in portable digital assistant (PDA) and wireless handset applications, but also impacts the PCB technologies needed for proper breakout and routing.

### 3.1 General PCB Characteristics

The recommended PCB design characteristics for the 2700G7 Multimedia Accelerator systems are shown in Table 3-1.

**Table 3-1. Recommended PCB Design Guidelines**

Feature	Dimensions (mm)	Dimensions (mils)
PCB Layers	6 to 8 layers (typical)	
PCB thickness	0.7874 to 1.5748 (typical)	31 to 62 (typical)
Land Pad Size	0.254	10
Solder Mask Opening	0.3560	14
Typical Trace Width	0.1016	4.0
Reduced Trace Width between Land Pads	0.0762	3.0
Typical Micro-via Size <sup>1</sup>	0.1016	4.0



### 3.2 PCB Layer Assignment (Board Stackup)

Layer assignment is generally flexible; two recommended PCB layer assignments are shown in Figure 3-1 and Figure 3-2. Both represent an eight layer PCB.

Figure 3-1. 8-layer PCB Stackup (Example 1)





Figure 3-2. 8-layer PCB Stackup (Example 2)



## 4 *Power Delivery and Power Savings*


---

This chapter presents the power guidelines for a 2700G7 Multimedia Accelerator platform. Power delivery architecture, power supply decoupling, power sequencing, and power management are covered.

### 4.1 *System Level Power Delivery*

Figure 4-1 shows the power delivery architecture for an example 2700G7 Multimedia Accelerator platform.

**Note:** The solutions in this design guide are only examples. Many power distribution methods achieve the similar results. It is important to consider all system level implications to power delivery.

**Figure 4-1. Intel® 2700G7 Multimedia Accelerator Platform Power Delivery Map**


## 4.2 Intel® 2700G7 Multimedia Accelerator Power Delivery and Decoupling

### 4.2.1 Power Sequencing

The following 2700G7 Multimedia Accelerator-specific power sequencing requirements must be observed:

- Any I/O rail that is powered at 3.3 V (e.g., VCC\_LCD1) must be tied to VCC\_IO to ensure identical sequencing.
- Typical design practice has all power rails applied/removed as close in time as practical. If 2700G7 Multimedia Accelerator's rails can be brought up at roughly the same time, there are no specific sequencing requirements. However, if design limitations require significant delays between the application of power rails, then the 2700G7 Multimedia Accelerator's core power should be applied first.
- Additionally, the 3.3 V rail should be brought up no later than the other I/O rails.

### 4.2.2 Analog Power Delivery

There are three analog circuits that require filtered supplies on the 2700G7 Multimedia Accelerator: VCCA\_CORE\_PLL, VCCA\_DISP\_PLL, and VAA\_XTAL.

**Figure 4-2. Example Analog Supply Filter for VCCA\_CORE\_PLL and VCCA\_DISP\_PLL**




Table 4-1. Recommended Filter Components

Required Intel® 2700G7 Multimedia Accelerator Filters	R	C1	C2
VCCA_CORE_PLL	0 $\Omega$	0.1 pF	0.1 pF
VCCA_DISP_PLL	0 $\Omega$	0.1 pF	0.1 pF
VAA_XTAL	0 $\Omega$	0.1 pF	0.1 pF

### 4.2.3 Power Delivery

Power may be delivered to the 2700G7 Multimedia Accelerator component primarily using two layers; although, floods on the top layer are also likely. Example power delivery scenarios are shown in the following figures.

Figure 4-3. Top Layer Power Delivery






Figure 4-4. Power Delivery Layer 2





Figure 4-5. Power Delivery Layer



## 4.2.4 Decoupling Capacitors

Table 4-2 and Figure 4-4 shows examples of frequency and bulk capacitors for the 2700G7 Multimedia Accelerator.

**Table 4-2. High Frequency Decoupling Recommendations**

Pin	Decoupling Requirements
VCC_CORE	4 x 0.1 uF capacitor
VCC_SYS	3 x 0.1 uF capacitor
VCC_LM	3 x 0.1 uF capacitor
VCC_LCD_IN	1 x 0.1 uF capacitor
VCC_LCD1	2 x 0.1 uF capacitor
VCC_LCD2	2 x 0.1 uF capacitor
VCC_IO	1 x 0.1 uF capacitor
VCC_SDRAM	5 x 0.1µF capacitor

**NOTE:** Unless otherwise noted, capacitors should be placed less than 100 mils from the package.

**Table 4-3. Bulk Decoupling Requirements**

Pin	Decoupling Requirements
VCC_CORE	2 x 4.2 µF capacitor
VCC_SDRAM	1 x 4.2 µF capacitor

## 5 Design Guidelines

The main focus of the guidelines in this chapter is to minimize signal integrity problems on 2700G7 Multimedia Accelerator-based designs. The following guidelines are not intended to replace thorough system validation on 2700G7 Multimedia Accelerator-based products.

### 5.1 General System Bus

This section describes the design for the general system bus connection between the applications processor and the 2700G7 Multimedia Accelerator. Note that this interface is used to communicate with a variety of system resources, including system memory and the Flash/ROM device. This section focuses only on the general system bus guidelines for connecting the 2700G7 Multimedia Accelerator to the processor's system bus. For complete design guidelines on the general system bus, refer to the application processor's design guide.

There are several protocols that run on the general system bus. The applications processor uses two of these protocols to communicate with the 2700G7 Multimedia Accelerator: *SRAM protocol* is only used for writes and *Variable Latency I/O (VLIO)* can be used for reads and writes. SRAM protocol is used for optimum write performance. This 32-bit bus operates at 1.8 V or 2.5 V.

#### 5.1.1 General System Bus Routing Guidelines

The following system bus signals need to be connected to the 2700G7 Multimedia Accelerator.

**Table 5-1. Intel® 2700G7 Multimedia Accelerator-to-Intel® PXA270 Applications Processor General System Bus Connections**

Intel® PXA 270 Applications Processor Signal Name	Intel® 2700G7 Multimedia Accelerator Signal Name
nCS[x], nCS[y] <sup>1</sup>	SYS_nCS[1:0]
MA[25:2]	SYS_MA[25:2]
MD[31:0]	SYS_MD[31:0]
nOE	SYS_nOE
RDnWR	SYS_RDnWR
nPWE	SYS_nPWE
nWE	SYS_nWE
nSDCAS	SYS_nCAS
DQM[3:0]	SYS_DQM[3:0]
RDY	SYS_RDY


**NOTES:**

1. The PXA270 processor has a total of 6 CS lines that can be used in a variety of configurations. When choosing which of the PXA270 processor's CS signals to connect to the 2700G7 Multimedia Accelerator, it is important to note that the 2700G7 Multimedia Accelerator's SYS\_nCS0 is used for VLIO protocol transactions (read or write), and 2700G7 Multimedia Accelerator's SYS\_nCS1 is used for SRAM protocol transactions. Refer to the application processor's design guide for additional details on the CS signals.

The following guidelines should be followed when routing the general system bus interface of the 2700G7 Multimedia Accelerator:

- General system bus signals should be routed using 60  $\Omega$  traces, with 10 mil (0.254 mm) spacing to neighboring signals.
- Trace widths and spacing can be less than 10 mils in the component (both 2700G7 Multimedia Accelerator and the applications processor) breakout regions, but should be spaced at 10 mils as much as possible. Within the breakout region, 3 mil (0.0762 mm) trace widths and 3 mils (0.0762 mm) spacing is permissible. The breakout region for each component should be less than 625 mils (15.75 mm).
- Where possible, try to keep data lines and their respective data mask signals routed on the same layer.
- Avoid routing over reference plane splits and voids.

**Figure 5-1. General System Bus – Topology 1**



**Table 5-2. General System Bus Routing Guidelines – Topology 1**

Signal	Topo.	Trace		A		B	
		Z <sub>0</sub>	Spacing	Min	Max	Min	Max
SYS_MA[25:2], SYS_MD[31:0], SYS_nWE, SYS_nCAS	1	60 $\Omega$	10 mils; 0.254 mm	0.2 in; 5.08 mm	3.5 in; 88.90 mm	0.2 in; 5.08 mm	1.0 in; 25.4 mm

Figure 5-2. General System Bus – Topology 2




Table 5-3. General System Bus Routing Guidelines – Topology 2

Signal	Topo.	Trace		C	
		Z <sub>0</sub>	Spacing	Min	Max
SYS_nCS[1:0]	2	60 Ω	10 mils; 0.254 mm	0.2 in; 5.08 mm	4.5 in; 114.3 mm

Figure 5-3. General System Bus – Topology 3




Table 5-4. General System Bus Routing Guidelines – Topology 3

Signal	Topo.	Trace		D		E	
		Z <sub>0</sub>	Spacing	Min	Max	Min	Max
SYS_RDnWR, SYS_nPWE, SYS_nOE, SYS_RDY	3	60 Ω	10 mils; 0.254 mm	0.2 in; 5.08 mm	4.5 in; 114.3 mm	0.2 in; 5.08 mm	1.0 in; 25.4 mm

## 5.2 Local Memory

Local memory for the 2700G7 Multimedia Accelerator is contained entirely within the package and consists of 2 x16 stacked SDRAM devices running to a maximum of 100 MHz at 1.8 V.

VCC\_LM provides power to 2700G7 Multimedia Accelerator's local memory bus and LM\_SDRAM provides power for the local memory SDRAM devices' core and I/O. Depending on system implementation of low power states, VCC\_LM and VCC\_SDRAM may be tied together. However, this may not be applicable for all systems. For example, if a system in a low power state intends to remove power from the 2700G7 Multimedia Accelerator but preserve local memory contents, then VCC\_LM and VCC\_SDRAM should NOT be tied together (since, in this scenario, VCC\_SDRAM should still be powered when 2700G7 Multimedia Accelerator and VCC\_LM are powered down).

LM\_nCS must be connected to SDRAM\_nCS. All of the LM\_RSVD pins should be left as no-connects.

**Note:** LM\_RSVD is NOT the same as RSVD. Refer to Section 5.5.6 for details on how to connect RSVD signals.

## 5.3 Primary and Auxiliary LCD Output Interfaces

This section describes the design for the primary and auxiliary LCD output interfaces for the 2700G7 Multimedia Accelerator. Each of these interfaces will be electrically driven by the 2700G7 Multimedia Accelerator; however, the data being driven may originate with either the 2700G7 Multimedia Accelerator or the applications processor. If the data originates with the applications processor, it will be driven to the 2700G7 Multimedia Accelerator via its LCD input interface (discussed in Section 5.4). The 2700G7 Multimedia Accelerator will then redirect that display data stream to the appropriate LCD output interface.

**Note:** In this document, LCD1 refers to the Primary LCD, LCD2 refers to the Secondary LCD and LCDx refers to both the Primary and the Secondary LCD.

**Note:** The connectivity from the 2700G7 Multimedia Accelerator to the LCD panel (or intermediate device) should always follow the recommendations outlined here – regardless if the data being driven originates with the 2700G7 Multimedia Accelerator or the applications processor.

Each LCD output interface can drive either an active (TFT) display, or an intermediate device that translates the display stream from the LCD output format to another display format (e.g., TMDS for DVI connector, or analog RGB for 15-pin VGA connector). Each LCD output can run at a 1.8 V, 2.5 V, or 3.3 V signaling level. The 2700G7 Multimedia Accelerator supports 16-bpp, 18-bpp or 24-bpp color depth displays. The connections to active panel displays will vary depending on the color depth that the display supports. For example, a 16-bpp display will connect to the 2700G7 Multimedia Accelerator's LCD output differently than a 24-bpp display.

This section provides routing guidelines and example connectivity for 16-bpp, 18-bpp, 24-bpp active displays, as well as to intermediate (e.g., LCD-to-TMDS) devices. These guidelines apply to both the primary and auxiliary LCD outputs of the 2700G7 Multimedia Accelerator.

### 5.3.1 Strapping Options


The 2700G7 Multimedia Accelerator implements strapping options on the LCD signals. Refer to Section 5.5.2 for more details.

### 5.3.2 LCD Output Routing Guidelines

The following guidelines should be followed when routing the LCD output interfaces of the 2700G7 Multimedia Accelerator:

- LCD output pixel clocks (LCDx\_PCLK) should be routed using 60  $\Omega$  traces, with 7 mil (0.178 mm) spacing to neighboring signals. Spacing can be less than 7 mils in the component (both the 2700G7 Multimedia Accelerator and the LCD connector or intermediate device) breakout regions, but should be spaced at 7 mils as much as reasonably possible. Within the breakout region, 3 mil (0.0762 mm) trace widths and 3 mil (0.0762 mm) spacing is permissible. The breakout region should be less than 625 mils (15.75 mm).
- LCD output data signals (LCDx\_DD[23:0]), along with the control signals LCDx\_LCLK, LCDx\_FCLK, and LCDx\_DEN should be routed 5 mils (0.127 mm) wide, with 7 mil (0.178 mm) spacing to neighboring signals. Spacing can be less than 7 mils in the component (both the 2700G7 Multimedia Accelerator and the LCD connector or intermediate device) breakout regions, but should be spaced at 7 mils as much as reasonably possible. Within the breakout region, 3 mil (0.0762 mm) trace widths and 3 mil (0.0762 mm) spacing is permissible. The breakout region for should be less than 625 mils (15.75 mm).
- These signals should be matched to the associated LCDx\_PCLK to within  $\pm 500$  mils (12.7 mm) of the associated LCDx\_PCLK signal.
- Avoid routing over reference plane splits and voids.

**Figure 5-4. LCD Outputs – Topology 1**



### Table 5-5. LCD Output Routing Guidelines – Topology 1

Signal	Topo.	Trace		A (LCDx_PCLK)		B	
		Width	Spacing	Min	Max	Min	Max
LCDx_PCLK, LCDx_FCLK, LCDx_LCLK, LCDx_DEN, LCDx_DD[23:0]	1	5 mils; 0.127 mm	7 mils; 0.178 mm	0.2 in; 5.08 mm	7.5 in; 190.5 mm	0.2 in; 5.08 mm	7.5 in; 190.5 mm

**NOTE:** All B segments should match the A segment (LCDx\_PCLK) within 500 mils (12.7 mm).

### 5.3.2.1 Intermediate Device (RGB DAC, TMDS or TV Encoder)

If a display format other than that used for active TFTs is desired (e.g., analog RGB or TMDS) it is possible to solder intermediate devices down on the system board (or attach via a daughter card or dongle). The 2700G7 Multimedia Accelerator's LCD output interfaces have variable signaling voltages. Since each interface can run at 1.8 V, 2.5 V, or 3.3 V, care should be taken to ensure that the intermediate device can operate at one of these signaling levels. Signaling voltage for the primary LCD output interface is independent of the signaling voltage for the auxiliary LCD output interface. The interface signaling voltages of both LCD outputs are also independent of the LCD input signaling voltage.

Each interface can support display resolutions up to 1024x768 @ 60 Hz for 24bpp. The 2700G7 Multimedia Accelerator LCD output ports are capable of interfacing with a wide variety of intermediate devices (e.g., discrete TMDS transmitter, LVDS transmitter, or analog RGB transmitter).


For device specific recommendations on power delivery and routing guidelines (from the device to the display), refer to the design documentation of the intermediate device.



### 5.3.2.2 16-bit Active LCD

The typical 16-bit LCD uses 5 bits for red, 6 bits for green, and 5 bits for blue pixel data; however, this can vary by display and is controlled by software. The format used by the panel determines which signals are connected from the 2700G7 Multimedia Accelerator. Consult the LCD panel manufacturer's documentation for panel specific details. This example assumes a 565 format.


**Figure 5-5. Intel® 2700G7 Multimedia Accelerator Connectivity to 16-bpp LCD Panel**



### 5.3.2.3 18-bit Active LCD

A typical 18-bit LCD uses 6 bits for red, 6 bits for green, and 6 bits for blue pixel data. The format used by the panel determines which signals are connected from the 2700G7 Multimedia Accelerator. Consult the LCD panel manufacturer's documentation for panel specific details. This example assumes a 666 format.


**Figure 5-6. Intel® 2700G7 Multimedia Accelerator Connectivity to 18-bpp LCD Panel**



### 5.3.2.4 24-bit Active LCD

The typical 24-bit LCD uses 8 bits for red, 8 bits for green, and 8 bits for blue pixel data; however, this can vary by display. The format used by the panel determines which signals are connected from the 2700G7 Multimedia Accelerator. Consult the LCD panel manufacturer's documentation for panel specific details. This example assumes an 888 format.

**Figure 5-7. Intel® 2700G7 Multimedia Accelerator Connectivity to 24-bpp LCD Panel**



### 5.3.3 Pulse Width Modulators

To allow control of the LCD backlight, independent of the state of the application processor, the 2700G7 Multimedia Accelerator provides two independently programmable pulse width modulators (PWMs). One PWM is intended for the primary LCD output and the second PWM is intended for the auxiliary LCD output. They are functionally and electrically interchangeable.

The pulse width modulator frequency is based on the 13 MHz external input clock. The frequency range supported (using a 50% duty cycle) is 198.3 Hz to 6.5 MHz. The specific registers used to program the PWMs are in the *Intel® 2700G7 Multimedia Accelerator Datasheet*.

The intent is for LCD1\_PWM to be used with the primary LCD output (e.g., the LCD on a PDA) and for LCD2\_PWM to be used with the auxiliary LCD output, and the drivers will support this configuration.

### 5.3.4 Leaving the LCD Output Unconnected

If the system does not make use of one of the 2700G7 Multimedia Accelerator's LCD output interfaces, the following guidelines should be followed:

- If LCD1 is left unconnected, individual strapping resistors, as discussed in Section 5.5.2, are still required on LCD1\_DD[2:0].
- All other applicable LCDx signals may be left as NCs (no-connects).
- The applicable VCC\_LCDx shall still be applied at either 1.8 V, 2.5 V, or 3.3 V.

## 5.4 LCD Input

This section describes the design for the LCD input interface to the 2700G7 Multimedia Accelerator. This interface connects to the LCD output of the applications processor to allow a display stream driven by the applications processor to be redirected out one of the 2700G7 Multimedia Accelerator's output LCD interfaces (refer to Section 5.3).

The LCD input interface can run at a 1.8 V or 2.5 V signaling. The LCD input signaling voltage is independent of the LCD output signaling voltage (i.e., 2700G7 Multimedia Accelerator's LCD input signaling voltage is not impacted by the signaling voltage used by the 2700G7 Multimedia Accelerator to drive the intermediate device or LCD). The 2700G7 Multimedia Accelerator supports only active TFT displays at color depths of 16 bpp, 18 bpp, or 24 bpp on its LCD outputs. The LCD input will be remapped to the appropriate 2700G7 Multimedia Accelerator LCD output. Note that the 2700G7 Multimedia Accelerator cannot support the triple-pumped 24-bit format supported by some applications processors. If the display stream from the applications processor is re-routed by the 2700G7 Multimedia Accelerator to a 24-bit display, the applications processor will need to drive it as a 16-bit or 18-bit display. Regardless of display type being driven (16-bpp vs. 24-bpp vs. intermediate device), the LCD interface should follow the connectivity and routing guidelines detailed in this section.

### 5.4.1 LCD Input Routing Guidelines

The LCD input signals listed in Table 5-6 should be connected to the 2700G7 Multimedia Accelerator.


**Table 5-6. Intel® 2700G7 Multimedia Accelerator-to-Applications Processor LCD Input Connections**

Applications Processor Signal Name	Intel® 2700G7 Multimedia Accelerator Signal Name
L_PCLK_WR	LCD_IN_PCLK
L_FCLK_RD	LCD_IN_FCLK
L_LCLK_A0	LCD_IN_LCLK
L_BIAS	LCD_IN_DEN
LDD[17:0]	LCD_IN_DD[17:0]

The following guidelines should be followed when routing the LCD input interface from the applications processor to the 2700G7 Multimedia Accelerator:

- LCD input pixel clock (LCD\_IN\_PCLK) should be routed 60  $\Omega$  traces, with 7 mil (0.178 mm) spacing to neighboring signals. Spacing can be less than 7 mils in the component (both 2700G7 Multimedia Accelerator and the applications processor) breakout regions, but should be spaced at 7 mils as much as reasonably possible. Within the breakout region, 3 mil (0.0762 mm) trace widths and 3 mil (0.0762 mm) spacing is permissible. The breakout region for each component should be less than 625 mils (15.75 mm).
- LCD input data signals (LCD\_IN\_DD[17:0]), along with the control signals LCD\_IN\_LCLK, LCD\_IN\_FCLK, and LCD\_IN\_DEN should be routed 5 mils (0.127 mm) wide, with 7 mil (0.178 mm) spacing to neighboring signals. Spacing can be less than 7 mils in the component (both 2700G7 Multimedia Accelerator and the applications processor) breakout regions, but should be spaced at 7 mils as much as possible. Within the breakout region, 3 mil (0.0762 mm) trace widths and 3 mil (0.0762 mm) spacing is permissible. The breakout region for each component should be less than 625 mils (15.75mm).
- The maximum trace length for the LCD data and control signals is 7.5 inches. These signals should each be matched within  $\pm 500$  mils (12.7 mm) of the LCD\_IN\_PCLK signal.
- Avoid routing over reference plane splits and voids.

**Figure 5-8. LCD Input – Topology 1**



**Table 5-7. LCD Input Routing Guidelines – Topology 1**

Signal	Topo.	Trace		A		B	
		Width	Spacing	Min	Max	Min	Max
LCD_IN_PCLK, LCD_IN_FCLK, LCD_IN_LCLK, LCD_IN_DEN, LCD_IN_DD[17:0]	1	5 mils; 0.127 mm	7 mils; 0.178 mm	0.2 in; 5.08 mm	7.5 in; 190.5 mm	0.2 in; 5.08 mm	7.5 in; 190.5 mm

**NOTE:** All B segments should match the A segment (LCD\_IN\_PCLK) within 500 mils (12.7 mm).

## 5.4.2 Leaving the LCD Input Unconnected

If the system does not make use of the 2700G7 Multimedia Accelerator's LCD input interface, the following guidelines should be followed:

- If left unconnected, the 2700G7 Multimedia Accelerator's LCD input signals must be individually pulled down to ground via 100 k $\Omega$  resistors (RPacks are acceptable).
- To avoid the use of additional termination components, it is possible to use the applications processor's LCD output as "termination". Instead of using pull-down resistors, the 2700G7 Multimedia Accelerator's unused LCD input may be connected to the applications processor's LCD output. This scenario is only applicable if the application processors' LCD pins are not re-used as GPIOs.
- VCC\_LCD\_IN shall still be applied at either 1.8 V or 2.5 V.

## 5.5 Clocks, Reset, and Straps

This section describes the design for the 2700G7 Multimedia Accelerator's clock, reset, straps, and various other miscellaneous signals.

### 5.5.1 Clock Routing Guidelines

The 2700G7 Multimedia Accelerator generates its internal clocks from an external 13 MHz reference source. This reference may be derived from either an external crystal or a reference clock. If a crystal is used, XTAL\_IN is the input from the crystal and XTAL\_OUT provides the feedback to that external crystal. If a reference clock is used instead, it is provided through the 2700G7 Multimedia Accelerator's CLKIN pin.

If an external reference clock is used, that clock must be running whenever the 2700G7 Multimedia Accelerator is powered up. Using an external clock source may impact other components abilities to reduce their power consumption during certain system states (for example, display refresh only).

#### 5.5.1.1 Crystal Reference Guidelines

The following guidelines should be followed when using an external crystal as the 2700G7 Multimedia Accelerator's reference source:

- XTAL\_IN and XTAL\_OUT should be kept as short and clean as possible. Trace lengths from the crystal's terminals to the XTAL\_IN and XTAL\_OUT balls should be less than 1 inch. Maximize spacing to all other signals as much as possible.
- XTAL\_IN and XTAL\_OUT should not be routed near high speed signals.
- Capacitors are required on both the XTAL\_IN and XTAL\_OUT connections. The equation for calculating the capacitance is:

$$\text{Equation 1 : } \text{Capacitance} = 2 \cdot C_L - 4 \text{ pF}$$

where  $C_L$  is the Capacitive Loading of the crystal that is used.

For example, using an 11 pF capacitive loading and substitution in the equation, we get a capacitance of 18 pF.

Figure 5-9. Reference Crystal Topology




Table 5-8. Reference Crystal Component Recommendations

Component	Value	Package Type
C1, C2	Refer to Equation 1	402 or 603

#### 5.5.1.1 Leaving the Crystal Unconnected

Since the 2700G7 Multimedia Accelerator's clock source may be derived from an external reference clock instead of a crystal, the following guidelines should be followed in that scenario:

- XTAL\_IN must have a 100 k $\Omega$  pull-down resistor to ground.
- XTAL\_OUT may be left as a NC (no connect).

#### 5.5.1.2 Clock Reference Guidelines

The following guidelines should be followed when using an external clock as the 2700G7 Multimedia Accelerator's reference source:

- CLKIN should be kept as short and clean as possible. Trace lengths from the 2700G7 Multimedia Accelerator's CLKIN to the clock source should be less than 4 inches. Maximize spacing to all other signals as much as possible; spacing of 10 mils to neighboring traces is recommended.
- Series termination may be required if using CLKIN.

#### 5.5.1.2.1 Leaving CLKIN Unconnected

Since the 2700G7 Multimedia Accelerator's clock source may be derived from an external crystal instead of through the CLKIN pin, the following guidelines should be followed in that scenario:

- CLKIN should have a 100 k $\Omega$  pull-down resistor to ground.



## 5.5.2 Straps

The 2700G7 Multimedia Accelerator implements 3 strapping options on the LCD1\_DD[2:0] signals. Recommended pull-up/pull-down resistor value is 100 k $\Omega$ .

- LCD\_DD0 identifies whether the 2700G7 Multimedia Accelerator's clock is being provided via a crystal (strapped high) or an external reference clock (strapped low).
- LCD\_DD1 identifies the drive strength for the SYS\_RDY signal on the 2700G7 Multimedia Accelerator's system bus interface. All other buffer drive strengths may be set via register writes once the 2700G7 Multimedia Accelerator is up and running (refer to the *Intel® 2700G7 Multimedia Accelerator Datasheet*). The system bus topology and loading determine the ideal drive strength for SYS\_RDY (and all system bus buffers). Default recommendation for this strap is high. However, if a design has a lightly loaded system bus, a low buffer strength may be more optimal.
- LCD\_DD2 identifies whether the 2700G7 Multimedia Accelerator's local memory read clock is being provided via an internal mechanism (strapped high) or through an external loopback via the LM\_RCLK pin (strapped low).

**Table 5-9. Straps**

Signal	Strap Function	Strap High Option	Strap Low Option	Recommendation
LCD1_DD0	Clock Source	XTAL	CLKIN	If using crystal: 100 k $\Omega$ pull-up to VCC_LCD1 If using external reference clock: 100 k $\Omega$ pull-down to ground
LCD1_DD1	SYS_RDY Drive Strength	High buffer strength	Low buffer strength	100 k $\Omega$ pull-up to VCC_LCD1. Dependent on system bus loading.
LCD1_DD2	Reserved	Required	N/A	100 k $\Omega$ pull-up to VCC_LCD1 is required.

## 5.5.3 Reset

The 2700G7 Multimedia Accelerator resets its internal logic when nRESET\_IN is low. This pin should be connected to the nRESET\_OUT pin of the applications processor.

The following guidelines should be followed when routing the 2700G7 Multimedia Accelerator's reset signal:

- nRESET\_IN should be routed using 60  $\Omega$  traces and connect from the nRESET\_OUT pin of the applications processor.

## 5.5.4 JTAG

The 2700G7 Multimedia Accelerator includes a JTAG port. However, this controller is used for boundary scan purposes and is not recommended for use in a production system. The 2700G7 Multimedia Accelerator has integrated internal pull-up resistors on the JTAG\_nTRST, JTAG\_TDI, and JTAG\_TMS signals, per the IEEE 1149.1 standard. JTAG\_TCK requires an external 10 k $\Omega$  pull-down resistor, whether the JTAG interface is being used or not.

If the JTAG port is being used, JTAG\_nTRST must be driven from low-to-high either before or at the same time as nRESET\_IN. If the JTAG port is not being used, JTAG\_nTRST should be connected to nRESET\_IN to cause a reset on JTAG\_nTRST at power-up.

### 5.5.4.1 Leaving JTAG Unconnected

If the 2700G7 Multimedia Accelerator's JTAG interface is not used, the following guidelines should be followed:

- JTAG\_TCK must have a 10 k $\Omega$  pull-down to ground.
- JTAG\_nTRST must be connected to nRESET\_IN.
- JTAG\_TDO requires a 100 k $\Omega$  pull-down resistor to ground.
- JTAG\_TDI requires a 100 k $\Omega$  pull-up resistor to VCC\_IO.

## 5.5.5 GPIOs

The 2700G7 Multimedia Accelerator has two software controllable GPIOs. Using a system register, these pins are programmable as either input-only (GPIs) or input/output (GPIOs). In GPIO mode, these signals can be programmed to drive high, drive low, or tri-state via a system register. In both GPI and GPIO modes, the state of the GPIO signals will be reflected in a 2700G7 Multimedia Accelerator register. The specific registers used to program the I/O mode, as well as drive the enabled outputs, are described in the *Intel® 2700G7 Multimedia Accelerator Datasheet*.

These pins require a pull-up or pull-down resistor, whether or not they are being used. Default recommendation is for a 100 k $\Omega$  pull-down resistor to ground. However, if the GPIOs are being used for a default high purpose (for example, DDC/I2C protocol requires external pull-up resistors), pull-up resistors to VCC\_IO may be used instead.

### 5.5.5.1 Leaving GPIOs Unconnected

If one or both of the 2700G7 Multimedia Accelerator's GPIO pins is not used, the following guidelines shall be followed:

- GPIOx should have a 100 k $\Omega$  pull-down resistor to ground.

## 5.5.6 Reserved Signals

The 2700G7 Multimedia Accelerator has 3 reserved signals labeled RSVD. Each one of these signals require a 100 k $\Omega$  pull-down resistor to ground.

## 6 Schematic Checklist

This checklist highlights schematics considerations that should be reviewed prior to manufacturing a motherboard that implements the PXA270 processor and 2700G7 Multimedia Accelerator. The items contained in this checklist attempt to address important connections to these devices and any critical supporting circuitry. **This is not a complete list and does not guarantee that a design will function properly.**

### 6.1 General System Bus

Table 6-1 is a checklist of schematic recommendations for the General System Bus connection between the 2700G7 Multimedia Accelerator and the application processor.

**Table 6-1. General System Bus Interface**

Checklist Item	Recommendation	✓
SYS_nCAS	<ul style="list-style-type: none"> <li>Connect to system bus signal nSDCAS.</li> </ul>	
SYS_MA[25:2]	<ul style="list-style-type: none"> <li>Connect to system bus address signals MA[25:2] pins.<sup>1</sup></li> <li>Ensure these are connected to proper system bus address pins [25:2] and NOT [23:0].</li> </ul>	
SYS_MD[31:0]	<ul style="list-style-type: none"> <li>Connect to system bus data signals MD[31:0].<sup>1</sup></li> </ul>	
SYS_nOE	<ul style="list-style-type: none"> <li>Connect to system bus signals nOE.<sup>1</sup></li> </ul>	
SYS_RDY	<ul style="list-style-type: none"> <li>Connect to system bus signal RDY (GPIO18) pin.</li> </ul>	
SYS_nCS[0]	<ul style="list-style-type: none"> <li>Connect to one of the CS pins on the application processor.</li> <li>Ensure that software comprehends which CS is chosen for 2700G7 Multimedia Accelerator VLIO.</li> </ul>	
SYS_nCS[1]	<ul style="list-style-type: none"> <li>Connect to one of the CS pins on the application processor.</li> <li>Ensure that software comprehends which CS is chosen for 2700G7 Multimedia Accelerator SRAM.</li> </ul>	
SYS_nPWE	<ul style="list-style-type: none"> <li>Connect to system bus address signals nPWE (GPIO49).<sup>1</sup></li> </ul>	
SYS_RDnWR	<ul style="list-style-type: none"> <li>Connect to system bus address signals RDnWR.<sup>1</sup></li> </ul>	
SYS_DQM[3:0]	<ul style="list-style-type: none"> <li>Connect to system bus address signals DQM[3:0] pin.<sup>1</sup></li> </ul>	
SYS_nWE	<ul style="list-style-type: none"> <li>Connect to system bus address signals nWE.<sup>1</sup></li> </ul>	

**NOTES:**

- These signals are connected to several system bus devices.



## 6.2 Local Memory

Table 6-2 is a checklist of schematic recommendations for the Local Memory interface between the 2700G7 Multimedia Accelerator and the application processor.

**Table 6-2. Local Memory Interface (for a single x32 memory device)**

Checklist Item	Recommendation	✓
LM_RSVD	<ul style="list-style-type: none"><li>These signals should be left as no-connects.</li></ul>	
SDRAM_nCS	<ul style="list-style-type: none"><li>Connect to 2700G7 Multimedia Accelerator's LM_nCS pin.</li></ul>	
LM_nCS	<ul style="list-style-type: none"><li>Connect to 2700G7 Multimedia Accelerator's SDRAM_nCS pin.</li></ul>	

## 6.3 Primary and Auxiliary LCD Output Interfaces

Table 6-3 is a checklist of schematic recommendations to connect the 2700G7 Multimedia Accelerator to the Primary LCD Output Interface. Table 6-4 is a checklist of LCD strapping options for the Primary LCD. Table 6-5 is a checklist of schematic recommendations to connect the 2700G7 Multimedia Accelerator to the Auxiliary LCD Output Interface.

**Table 6-3. Primary LCD Interface**

Checklist Item	Recommendation	✓
LCD1_DD[23:0] For a 16-bit device	<ul style="list-style-type: none"> <li>The following recommendations are for a 16-bit display device: <ul style="list-style-type: none"> <li>Data pins LCD1_DD[2:0], LCD1_DD[9:8], LCD1_DD[18:16] are not connected.</li> <li>Data pins LCD1_DD[7:3] are connected to LCD panel's pins B[4:0].</li> <li>Data pins LCD1_DD[15:10] are connected to LCD panel's pins G[5:0].</li> <li>Data pins LCD1_DD[23:19] are connected to LCD panel's pins R[4:0].</li> </ul> </li> <li>LCD1_DD[2:0] have strapping options that must be implemented. Refer to Table 6-4 for more information.</li> </ul>	
LCD1_DD[23:0] For a 18-bit device	<ul style="list-style-type: none"> <li>The following recommendations are for a 18-bit display device: <ul style="list-style-type: none"> <li>Data pins LCD1_DD[1:0], LCD1_DD[9:8], LCD1_DD[17:16] are not connected.</li> <li>Data pins LCD1_DD[7:2] are connected to LCD panel's pins B[5:0].</li> <li>Data pins LCD1_DD[15:10] are connected to LCD panel's pins G[5:0].</li> <li>Data pins LCD1_DD[23:18] are connected to LCD panel's pins R[5:0].</li> </ul> </li> <li>LCD1_DD[2:0] have strapping options that must be implemented. Refer to Table 6-4 for more information.</li> </ul>	
LCD1_DD[23:0] For a 24-bit device	<ul style="list-style-type: none"> <li>The following recommendations are for a 24-bit display device: <ul style="list-style-type: none"> <li>Data pins LCD1_DD[7:0] are connected to LCD panel's pins B[7:0].</li> <li>Data pins LCD1_DD[15:8] are connected to LCD panel's pins G[7:0].</li> <li>Data pins LCD1_DD[23:16] are connected to LCD panel's pins R[7:0].</li> </ul> </li> <li>LCD1_DD[2:0] have strapping options that must be implemented. Refer to Table 6-4 for more information.</li> </ul>	
LCD1_PCLK	<ul style="list-style-type: none"> <li>Connect to the primary LCD display's pixel clock pin.</li> </ul>	
LCD1_LCLK	<ul style="list-style-type: none"> <li>Connect to the primary LCD display's line clock pin.</li> </ul>	
LCD1_FCLK	<ul style="list-style-type: none"> <li>Connect to the primary LCD display's frame clock pin.</li> </ul>	
LCD1_DEN	<ul style="list-style-type: none"> <li>Connect to the primary LCD display's data valid pin.</li> </ul>	
LCD1_PWM	<ul style="list-style-type: none"> <li>Users to control primary LCDs backlight.</li> <li>Refer to Section 5.3.3 for more details.</li> </ul>	

**Note:** If the system does not make use of one of the 2700G7 Multimedia Accelerator's LCD output interfaces, the following guidelines should be followed:

- All other LCD signals may be left as NCs (no-connects).
- The VCC\_LCD shall still be applied at either 1.8 V, 2.5 V, or 3.3 V.

## Primary LCD Strapping Option

The 2700G7 Multimedia Accelerator implements 3 strapping options on the LCD1\_DD[2:0] signals. For this purpose, either pull-up or pull-down resistors are required. Recommended pull-up/pull-down resistor value is 100 k $\Omega$ . All strapping options are to VCC\_LCD1.

**Table 6-4. Primary LCD Strapping Options**

Signal	Strap Function	Strap High Option	Strap Low Option	Recommendation	✓
LCD1_DD0	Clock Source	XTAL	CLKIN	<ul style="list-style-type: none"> <li>If using crystal: 100 k<math>\Omega</math> pull-up to VCC_LCD1</li> <li>If using external reference clock: 100 k<math>\Omega</math> pull-down to ground</li> </ul>	
LCD1_DD1	SYS_RDY Drive Strength	High buffer strength	Low buffer strength	<ul style="list-style-type: none"> <li>100 k<math>\Omega</math> pull-up to VCC_LCD1. Dependent on system bus loading.</li> </ul>	
LCD1_DD2	Reserved	Required	N/A	<ul style="list-style-type: none"> <li>100 k<math>\Omega</math> pull-up to VCC_LCD1 is required</li> </ul>	

**Table 6-5. Auxiliary LCD Interface**

Checklist Item	Recommendation	✓
LCD2_DD[23:0] For a 16-bit display	<ul style="list-style-type: none"> <li>The following recommendations are for a 16-bit display device:               <ul style="list-style-type: none"> <li>—Data pins LCD2_DD[2:0], LCD2_DD[9:8], LCD2_DD[18:16] are not connected.</li> <li>—Data pins LCD2_DD[7:3] are connected to LCD panel's pins B[4:0].</li> <li>—Data pins LCD2_DD[15:10] are connected to LCD panel's pins G[5:0].</li> <li>—Data pins LCD2_DD[23:19] are connected to LCD panel's pins R[4:0].</li> </ul> </li> </ul>	
LCD2_DD[23:0] For a 18-bit device	<ul style="list-style-type: none"> <li>The following recommendations are for a 18-bit display device:               <ul style="list-style-type: none"> <li>—Data pins LCD2_DD[1:0], LCD2_DD[9:8], LCD2_DD[17:16] are not connected.</li> <li>—Data pins LCD2_DD[7:2] are connected to LCD panel's pins B[5:0].</li> <li>—Data pins LCD2_DD[15:10] are connected to LCD panel's pins G[5:0].</li> <li>—Data pins LCD2_DD[23:18] are connected to LCD panel's pins R[5:0].</li> </ul> </li> </ul>	
LCD2_DD[23:0] For a 24-bit device	<ul style="list-style-type: none"> <li>The following recommendations are for a 18-bit display device:               <ul style="list-style-type: none"> <li>—Data pins LCD2_DD[7:0] are connected to LCD panel's pins B[7:0].</li> <li>—Data pins LCD2_DD[15:8] are connected to LCD panel's pins G[7:0].</li> <li>—Data pins LCD2_DD[23:16] are connected to LCD panel's pins R[7:0].</li> </ul> </li> </ul>	
LCD2_PCLK	<ul style="list-style-type: none"> <li>Connect to the auxiliary LCD display's pixel clock pin.</li> </ul>	
LCD2_LCLK	<ul style="list-style-type: none"> <li>Connect to the auxiliary LCD display's line clock pin.</li> </ul>	
LCD2_FCLK	<ul style="list-style-type: none"> <li>Connect to the auxiliary LCD display's frame clock pin.</li> </ul>	
LCD2_DEN	<ul style="list-style-type: none"> <li>Connect to the auxiliary LCD display's data valid pin.</li> </ul>	
LCD2_PWM	<ul style="list-style-type: none"> <li>Users to control auxiliary LCDs backlight.</li> </ul>	

**Note:** If the system does not make use of one of 2700G7 Multimedia Accelerator's LCD output interfaces, the following guidelines should be followed:

- All other LCD signals may be left as NCs (no-connects).
- The VCC\_LCD shall still be applied at either 1.8 V, 2.5 V, or 3.3 V.

## 6.4 LCD Input Interface

Table 6-6 is a checklist of schematic recommendations to connect the LCD Input Interface of the 2700G7 Multimedia Accelerator to the LCD Output Interface of the application processor.

This interface allows a display stream driven by the applications processor to be redirected out one of the 2700G7 Multimedia Accelerator's output LCD interfaces.

**Table 6-6. LCD Input Interface (for Dual Display mode)**

Checklist Item	Recommendation	✓
LCD_IN_DD[15:0]	<ul style="list-style-type: none"> <li>Connect to application processor's L_DD[15:0] (GPIO58 to GPIO73) pins.</li> </ul>	
LCD_IN_DD[17:16]	<ul style="list-style-type: none"> <li>Connect to application processor's L_DD[17:16] (GPIO86 and GPIO87) pins.</li> </ul>	
LCD_IN_PCLK	<ul style="list-style-type: none"> <li>Connect to application processor's L_PCLK_WR (GPIO76) pin.</li> </ul>	
LCD_IN_LCLK	<ul style="list-style-type: none"> <li>Connect to application processor's L_LCLK_A0 (GPIO75) pin.</li> </ul>	
LCD_IN_FCLK	<ul style="list-style-type: none"> <li>Connect to application processor's L_FCLK_RD (GPIO74) pin.</li> </ul>	
LCD_IN_DEN	<ul style="list-style-type: none"> <li>Connect to application processor's L_BIAS (GPIO77) pin.</li> </ul>	

**Note:** If the system does not make use of the 2700G7 Multimedia Accelerator's LCD input interface, the following guidelines should be followed:

- If left unconnected, the 2700G7 Multimedia Accelerator's LCD input signals must be individually pulled down to ground via 100 k $\Omega$  resistors (RPacks are acceptable).
- To avoid the use of additional termination components, it is possible to use the applications processor's LCD output as "termination". Instead of using pull-down resistors, the 2700G7 Multimedia Accelerator's unused LCD input may be connected to the applications processor's LCD output. This scenario is only applicable if the application processor's LCD pins are not re-used as GPIOs.
- VCC\_LCD\_IN shall still be applied at either 1.8 V or 2.5 V.

## 6.5 Clocks

The 2700G7 Multimedia Accelerator's internal clock can be derived from either an external crystal or a reference clock. Table 6-7 is a checklist of schematic recommendations for using a crystal (XTAL) or an external clock (CLKIN).

**Table 6-7. Clocks**

Checklist Item	Recommendation	✓
XTAL_IN	<ul style="list-style-type: none"> <li>If a crystal is used, connect to a 13 MHz crystal and an 18 pF capacitor.</li> <li>If a discrete crystal is NOT used to generate 2700G7 Multimedia Accelerator's reference source, XTAL_IN should have a 100 kΩ pull-down resistor to ground.</li> </ul>	
XTAL_OUT	<ul style="list-style-type: none"> <li>If a crystal is used, connect to a 13 MHz crystal and an 18 pF capacitor.</li> <li>If a discrete crystal is NOT used to generate 2700G7 Multimedia Accelerator's reference source, XTAL_OUT should be a No-Connect.</li> </ul>	
CLKIN	<ul style="list-style-type: none"> <li>CLKIN may be used as an alternate 13 MHz source for the 2700G7 Multimedia Accelerator's PLL reference clock.</li> <li>If CLKIN is NOT used to generate 2700G7 Multimedia Accelerator's reference source, CLKIN should have a 100 kΩ pull down resistor to ground.</li> </ul>	

## 6.6 JTAG and Reset

The 2700G7 Multimedia Accelerator includes a JTAG port and controller for boundary scan purposes. Table 6-8 is a checklist of schematic recommendations for leaving the JTAG port unused.

**Table 6-8. JTAG and Reset**

Checklist Item	Recommendation	✓
JTAG_TDI	<ul style="list-style-type: none"> <li>If not used, this signal must be pulled high with a 100 kΩ resistor to VCC_IO.</li> </ul>	
JTAG_TDO	<ul style="list-style-type: none"> <li>If not used, this signal requires a 100 kΩ pull-down resistor to ground.</li> </ul>	
JTAG_TMS	<ul style="list-style-type: none"> <li>If not used, this signal must be pulled high with a 100 kΩ resistor to VCC_IO.</li> </ul>	
JTAG_TCK	<ul style="list-style-type: none"> <li>JTAG_TCK requires an external 10 kΩ pull-down resistor, whether the 2700G7 Multimedia Accelerator's JTAG interface is being used or not.</li> </ul>	
JTAG_nTRST	<ul style="list-style-type: none"> <li>If not used, this signal should be connected to nRESET_IN.</li> </ul>	
nRESET_IN	<ul style="list-style-type: none"> <li>Connect to application processor's nRESET_OUT pin.</li> </ul>	



## 6.7 Miscellaneous

Table 6-9. Miscellaneous

Checklist Item	Recommendation	✓
RSVD (3 signals)	<ul style="list-style-type: none"> <li>These signals require a 100 k<math>\Omega</math> pull-down resistor to ground.</li> </ul>	
POLL_FLAG	<ul style="list-style-type: none"> <li>Connect to application processor's polling flag (or a GPIO used as polling flag) pin.</li> </ul>	
nINT	<ul style="list-style-type: none"> <li>This signal is an interrupt output used to interrupt the application processor.</li> <li>Connect to one of the GPIO pins on the application processor.</li> <li>Software needs to be aware of this interrupt signal to handle the interrupts from the 2700G7 Multimedia Accelerator properly.</li> </ul>	
GPIO[1:0]	<ul style="list-style-type: none"> <li>The GPIO pins require a pull-up or pull-down resistor, whether or not they are being used. Default recommendation is for a 100 k<math>\Omega</math> pull-down resistor to ground.</li> </ul>	

## 6.8 Intel® 2700G7 Multimedia Accelerator Power Delivery

The 2700G7 Multimedia Accelerator offers power management through component selection, programmable power savings, and internal power management.

Checklist Item	Recommendation	✓
Core Voltage (VCC_CORE)	<ul style="list-style-type: none"> <li>The 2700G7 Multimedia Accelerator's VCC_CORE is 1.2 V.</li> </ul>	
General System Bus (VCC_SYS)	<ul style="list-style-type: none"> <li>The GSB operates at either 1.8 V or 2.5 V, which must be the same as the system memory (VCC_MEM) voltage of the application processor.</li> </ul>	
Local Memory (VCC_LM)	<ul style="list-style-type: none"> <li>The local memory interface can support 1.8 V signaling voltages. If operating at 1.8 V, the interface can run up to 100 MHz.</li> </ul>	
Primary and Auxiliary LCD Output (VCC_LCDx)	<ul style="list-style-type: none"> <li>Each LCD output can run at 1.8 V, 2.5 V, or 3.3 V. The voltage is dependent on the signaling requirements of the LCD or the display device that is used.</li> </ul>	
LCD Input (VCC_LCD_IN)	<ul style="list-style-type: none"> <li>The LCD input interface can run at either 1.8 V or 2.5 V. This voltage is the same as that of the application processor's VCC_LCD voltage. For example, if the VCC_LCD voltage of the PXA27x processor is 1.8 V, 2700G7 Multimedia Accelerator's VCC_LCD_IN voltage must be 1.8 V.</li> </ul>	
Analog Power (VCCA_CORE_PLL, VCCA_DISP_PLL)	<ul style="list-style-type: none"> <li>The two analog circuits operate at 2.5 V. The analog circuits requires filtered supplies on the 2700G7 Multimedia Accelerator.</li> </ul>	
VCC_SDRAM	<ul style="list-style-type: none"> <li>Power supply for the SDRAM (local memory) core and I/O must be 1.8 V.</li> </ul>	



## 7 Layout Checklist

This checklist highlights design considerations that should be reviewed prior to manufacturing a motherboard that implements the PXA270 processor and the 2700G7 Multimedia Accelerator. The items contained within this checklist attempt to address important design considerations to these devices and any critical supporting circuitry. **This is not a complete list and does not guarantee that a design will function properly.**

### 7.1 General System Bus

Table 7-1 is a checklist of design recommendations for the General System Bus connection between the 2700G7 Multimedia Accelerator and the application processor.

**Table 7-1. General System Bus Design Checklist**

<b>Width/Spacing Recommendations</b>	✓
General system bus signals should be routed using 60 $\Omega$ trace widths, with 10 mil (0.254 mm) spacing to neighboring signals.	
Trace widths and spacing can be less than 10 mils in the component (both 2700G7 Multimedia Accelerator and the applications processor) breakout regions, but should be spaced at 10 mils as much as possible.	
Within the breakout region, 3 mil (0.0762 mm) trace widths and 3 mil (0.0762 mm) spacing is permissible. The breakout region for each component should be less than 625 mils (15.75 mm).	
<b>General Recommendations</b>	✓
Where possible, try to keep data lines and their respective data mask signals routed on the same layer.	
Avoid routing over reference plane splits and voids.	

### 7.2 Local Memory

Table 7-2 is a checklist of design recommendations for the Local Memory interface between the 2700G7 Multimedia Accelerator and the application processor.

**Table 7-2. Local Memory Design Recommendations**

<b>Width/Spacing Recommendations</b>	✓
Connection between LM_nCS and SDRAM_nCS should be kept as short as possible.	

## 7.3 Primary and Auxiliary LCD Output

Table 7-3 is a checklist of design recommendations to connect the 2700G7 Multimedia Accelerator to the primary or the auxiliary LCD devices.

**Table 7-3. Primary and Auxiliary LCD Output Design Recommendations**

<b>Width/Spacing Recommendations</b>	✓
LCD output pixel clocks (LCDx_PCLK) , along with the LCD output data signals (LCDx_DD[23:0]), and the control signals LCDx_LCLK, LCDx_FCLK, LCDx_DEN should be routed using 60 $\Omega$ trace widths, with 7 mil (0.178 mm) spacing to neighboring signals.	
Spacing can be less than 7 mils in the component (both 2700G7 Multimedia Accelerator and the LCD connector or intermediate device) breakout regions, but should be spaced at 7 mils as much as reasonably possible.	
Within the breakout region, 3 mil (0.0762 mm) trace widths and 3 mil (0.0762 mm) spacing is permissible. The breakout region should be less than 625 mils (15.75 mm).	
The maximum trace length for the LCD data and control signals is 7.5 inches. These signals should be matched to the associated LCDx_PCLK as close as reasonably possible. Length matching within $\pm 500$ mils (12.7 mm) of the associated LCDx_PCLK signal is recommended.	
<b>General Recommendations</b>	✓
Avoid routing over reference plane splits and voids.	

## 7.4 LCD Input Interface

Table 7-4 is a checklist of design recommendations to connect the 2700G7 Multimedia Accelerator's LCD Input Interface to the application processor's LCD Output Interface.

**Table 7-4. LCD Input Interface Design Recommendations**

<b>Width/Spacing Recommendations</b>	✓
LCD input pixel clock (LCD_IN_PCLK) should be routed using 60 $\Omega$ trace widths, with 7 mil (0.178 mm) spacing to neighboring signals.	
Spacing can be less than 7 mils in the component (both 2700G7 Multimedia Accelerator and the applications processor) breakout regions, but should be spaced at 7 mils as much as reasonably possible.	
Within the breakout region, 3 mil (0.0762 mm) trace widths and 3 mils (0.0762 mm) spacing is permissible. The breakout region for each component should be less than 625 mils (15.75 mm).	
LCD input data signals (LCD_IN_DD[17:0]), along with the control signals LCD_IN_LCLK, LCD_IN_FCLK, and LCD_IN_DEN should be routed 5 mils (0.127 mm) wide, with 7 mil (0.178 mm) spacing to neighboring signals.	
The maximum trace length for the LCD data and control signals is 7.5". These signals should each be matched within $\pm 500$ mils (12.7 mm) of the LCD_IN_PCLK signal.	
<b>General Recommendations</b>	✓
Avoid routing over reference plane splits and voids.	

## 7.5 Clocks

The 2700G7 Multimedia Accelerator's internal clock can be derived from either an external crystal or a reference clock. Table 7-5 is a checklist of design recommendations for using a crystal (XTAL) or an external clock (CLKIN).

**Table 7-5. Clocks Design Recommendations**

<b>Crystal Reference Routing Guidelines</b>	✓
XTAL_IN and XTAL_OUT should be kept as short and clean as possible. Trace lengths from the crystal's terminals to the XTAL_IN and XTAL_OUT balls should be less than 1 inch. Maximize spacing to all other signals as much as possible.	
<b>Reference Clock Routing Guidelines</b>	✓
CLKIN should be kept as short and clean as possible. Trace lengths from the 2700G7 Multimedia Accelerator's CLKIN to the clock source should be less than 4 inches. Maximize spacing to all other signals as much as possible, spacing of 10 mils to neighboring traces is recommended.	

## 7.6 Miscellaneous

**Table 7-6. Miscellaneous**

<b>Reset Routing Guidelines</b>	✓
nRESET_IN should be routed using 60 $\Omega$ trace widths and connect from the nRESET_OUT pin of the applications processor. This signal may be connected using the T-topology to other devices that make use of this signal; however, no stubs are to be used on this net.	
<b>GPIOs and RSVD</b>	✓
The 2700G7 Multimedia Accelerator has 3 RSVD signals. Each one of these signals require a 100 k $\Omega$ pull-down resistor to ground.	
The GPIO pins require a pull-up or pull-down resistor, whether or not they are being used. Default recommendation is for a 100 k $\Omega$ pull-down resistor to ground. However, if the GPIOs are being used for a default high purpose (for example, DDC/I2C protocol requires external pull-up resistors), pull-up resistors to VCC_IO may be used instead.	