## HITACHI MICROCOMPUTER TECHNICAL UPDATE

DATE	25 January 2001	No.		TN-SH7-298A/E
ТНЕМЕ	NMI usage notice			
CLASSIFICATION	☐ Spec change ☐ Limitation on Use ☐ Supplement of Documents			
PRODUCTNAME	SH7750,SH7750S,SH7751			Lot No.etc.
REFERENCE	SH7750 Series Hardware Manual	Re	ev.	EffectiveDate
DOCUMENTS	SH7751 Hardware Manual			From
There is a case NMI does not work correctly. Please notice the following NMI usage.				
<ol> <li>Phenomenon         NMI detection logic may not work correctly in the following condition.         When the plural NMI are requested via the external pin within a certain time (it depend on the CPU and external-BUS state.), the CPU may not accept all kind of interrupt.     </li> </ol>				
In following cases, NMI works correctly.  - The system guarantees enough interval time between two NMI requests (*).  - The system uses interrupts other than NMI, such an IRL.				
(*) On condition CPU can be execute at least one instruction between two NMI requests under SR.BL=0.				
2. Workaround				
There are three workarounds available to avoid this phenomenon.				
(1) Please provide enough interval time between two NMI requests as above (*).				
In addition, a hazard on NMI pin may violate this interval time requirement and cause this				
phenomenon described above. Thus, the external circuits must pay attention to avoid a hazard (**).				
(**) Each HIGH/LOW voltage level width must be more than 5 CKIO, the transition must not include noise pulse.				
(2) Please use IRL interrupt instead of NMI interrupt.				

## (3) Software workaround

This phenomenon can be avoided by the software workaround which inserts following instruction sequence (\*\*\*)(\*\*\*\*) to the NMI exception handler routine.

## Notes:

(\*\*\*) When SR.BL bit is changed in NMI exception handler routine, please insert this instruction sequence at the location before SR.BL changes. (\*\*\*\*) R0 to R3 can be replace with other registers.

If the register store/restore are necessary, please add them to the beginning and the ending of this instruction sequence.

```
;; R0 : tmp
                   R1: Original SR
;; R2 : Original ICR
                  R3: ICR Address
NMIH:
; (1) Set SR.IMASK = H'F
                                         SR store
                SR, R1
        stc
                R1,R0
        mov
                #H'F0,R0
        or
        ldc
                R0, SR
; (2) Reverse ICR.NMIE
        mov.1 #ICR, R3
                                         ICR store
        mov.w
                @R3, R2
                #H'0100, R0
        mov.w
                R2, R0
        xor
                R0, @R3
                                         ICR.NMIE (Reverse and dummy write)
        mov.w
        bra NMIH1
        nop
        .pool
                4
        .align
NMIH2:
;(3)
                @R3, R0
                                         dummy read
        mov.w
                R2, @R3
                                         ICR.NMIE (Write)
        mov.w
                SR, R0
        stc
                R0, SR
        ldc
        ldc
                R0, SR
        ldc
                R1, SR
                                         SR restore
        bra NMIH3
        nop
NMIH1:
        bra NMIH2
        nop
NMIH3:
```