Q) Write a VHDL program to design the half adder and using two half adder implements one full adder by structural design (using port map).

**FULL ADDER (STRUCTURAL DESIGN)**



