

Ponnitivalasa Devraj

B. Tech (Electronics & Communication Engineering)

Email: devrajp994@gmail.com

Phone: +91 7608880365

LinkedIn: www.linkedin.com/in/ponnitivalasadevraj-i050431

GitHub: <https://github.com/Devraj9601>

Career Objective

Motivated fresher in Electronics and Communication Engineering seeking a position to apply and expand my knowledge, learn new technologies, contribute effectively to projects and grow along with the organization.

Educational Qualifications

Degree and Year	Institute Name	Board / University	% / CGPA
B. Tech (ECE) (2022- 2026)	Gandhi Institute of engineering and technology University, Gunupur	GIET University	9.24
+2 Science (MBiPC), 2020-2022	Maharshi Gurukul Science H S SCH, Gunupur	CHSE(Odisha)	88.6%
10 th Standard, 2020	ST. Xavier High School	CBSE	86.66%

Technical Skills

- **Languages:** C, Python, Verilog
- **Genetic Software:** Cadence Virtuoso, Vivado Design Suite, VSCode

Certifications

- NPTEL certification on Blockchain and its Application.
- NPTEL certification on VLSI Design Flow: RTL to GDSII.
- Certificate of publication of the manuscript “12V DC to 220V AC Inverter” in IRJET.
- Certificate of participation in SIH with a problem statement of “Automatic water surface cleaning garbage detection Robot” using objection detection.

Internship

- Successfully completed a summer internship at CTTC, Bhubaneswar on VLSI.

Projects

Name of the Project	Wildlife Safety System
Apparatus Used	Arduino Uno, LASER, LDR, IR Sensor, Servo motor, LED, Buzzer
Description	Developed a group project of wildlife detection system to enhance road safety, integrating Arduino Uno with LASERs, LDRs, IR sensor, servo motor, LEDs, and buzzers. The system detects animals crossing roads by interrupting a LASER beam and expands the scanning range using servo- controlled IR sensors. Triggered indicators alert nearby vehicles, reducing collision risks.

Name of the Project	AHB to APB Bridge
Apparatus Used	Vivado Design Suite
Description	Designed and implemented an AHB to APB bridge for communication between high-performance AHB bus and low-power APB peripherals in an AMBA-based SoC architecture. Implemented the bridge using Verilog HDL with address decoding, control signal generation, and FSM-based transfer control. Verified correct read/write transactions through functional simulation.

Name of the Project	CMOS-Based 2:1 Multiplexer with XOR Gate for Fault-detection
Apparatus Used	Cadence virtuoso schematic editor, ADE XL, spectra simulator
Description	Designed and implemented a CMOS-based 2:1 multiplexer using transmission-gate logic, integrated with an XOR-based real-time fault-detection mechanism. Performed transient and functional simulations in Cadence to validate correct switching behavior. Observed and verified two fault events in the simulation waveforms, confirming the accuracy of the XOR-based detection logic.

Declaration

I hereby declare that all the information provided in this resume is true, complete and accurate to the best of my knowledge.

Ponnitivalasa Devraj
Gunupur