INSTRUCTION SET OF 8085

Classification Of Instruction Set

There are 5 categories:

- (1) Data Transfer Instruction,
- (2) Arithmetic Instructions,
- (3) Logical Instructions,
- (4) Branching Instructions,
- (5) Control Instructions,

(1) Data Transfer Instructions

- MOV Rd, Rs
- MOV M, Rs
- MOV Rd, M
- This instruction copies the contents of the source register into the destination register.
- The contents of the source register are not altered.
- Example: MOV B,A or MOV M,B or MOV C,M

BEFORE EXECUTION AFTER EXECUTION MOV B,A 20 B 20 B F A F 30 C B B 30 C MOV M,B E D E D H 20 50 н 20 50





MOV C,M

Α		F	
В		С	40
D		E	
н	20	L	50



30

20

(2) Data Transfer Instructions


- MVI R, Data(8-bit)
- MVI M, Data(8-bit)
- The 8-bit immediate data is stored in the destination register (R) or memory (M), R is general purpose 8 bit register such as A,B,C,D,E,H and L.

Example: MVI B, 60H or MVI M, 40H

AFTER EXECUTION

Α	F
В	С
D	E
н	L

MVI B,60H





(3) Data Transfer Instructions

LDA 16-bit address

- The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator (A).
- The contents of the source are not altered.

Example: LDA 2000H



(4) Data Transfer Instructions

- LDAX Register Pair
- Load accumulator (A) with the contents of memory location whose address is specified by BC or DE or register pair.
- The contents of either the register pair or the memory location are not altered.

Example: LDAX D



(5) Data Transfer Instructions

STA 16-bit address

 The contents of accumulator are copied into the memory location i.e. address specified by the operand in the instruction.

Example: STA 2000 H




(6) Data Transfer Instructions

STAX Register Pair

 Store the contents of accumulator (A) into the memory location whose address is specified by BC Or DE register pair.


Example: STAX B




(7) Data Transfer Instructions

SHLD 16-bit address

- Store H-L register pair in memory.
- The contents of register L are stored into memory location specified by the 16-bit address.
- The contents of register H are stored into the next memory location.
- Example: SHLD 2500 H





AFTER EXECUTION











(8) Data Transfer Instructions

XCHG

- The contents of register H are exchanged with the contents of register D.
- The contents of register L are exchanged with the contents of register E.


Example: XCHG

AFTER EXECUTION

D 20 E 40

H 70 L 80

XCHG



(9) Data Transfer Instructions

SPHL

- Move data from H-L pair to the Stack Pointer (SP)
- This instruction loads the contents of H-L pair into SP.

Example: SPHL

SP			
н	25	L	00

SPHL


AFTER EXECUTION

SP	2500		
Н	25	L	00


(10) Data Transfer Instructions

- XTHL
- Exchange H–L with top of stack
- The contents of L register are exchanged with the location pointed out by the contents of the SP.
- The contents of H register are exchanged with the next location (SP + 1).

Example: XTHL



AFTER EXECUTION




(11) Data Transfer Instructions

• PCHL

- Load program counter with H-L contents
- The contents of registers H and L are copied into the program counter (PC).
- The contents of H are placed as the high-order byte and the contents of L as the low-order byte.

Example: PCHL

AFTER EXECUTION



PCHL

PC	6000	
н	L	
	60 00	

(12) Data Transfer Instructions

IN 8-bit port address

- Copy data to accumulator from a port with 8bit address.
- The contents of I/O port are copied into accumulator.

Example: IN 80 H

PORT 80H

10

A

IN 80H

AFTER EXECUTION

PORT 80H

10

A

10

(13) Data Transfer Instructions

OUT 8-bit port address

- Copy data from accumulator to a port with 8bit address
- The contents of accumulator are copied into the I/O port.

Example: OUT 50 H

PORT 50H

10

A

40

OUT 50H

AFTER EXECUTION

PORT 50H

40

A

40


Arithematic Instructions

These instructions perform the operations like:

- Addition
- Subtraction
- Increment
- Decrement

(1) Arithematic Instructions

- ADD R
- · ADD M
- The contents of register or memory are added to the contents of accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- Example: ADD C or ADD M



H

В

D

H

ADD C A=A+R

50 30 В E L

AFTER EXECUTION

н

BEFORE EXECUTION

20 C E 20 50 **ADD M**

A=A+M

10

AFTER EXECUTION

30 C B E D H 20 L 50


10

2050

2050

(2) Arithematic Instructions

- ADC R
- · ADC M
- The contents of register or memory and Carry Flag (CY) are added to the contents of accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair. All flags are modified to reflect the result of the addition.
- Example: ADC C or ADC M



(3) Arithematic Instructions

ADI 8-bit data

- The 8-bit data is added to the contents of accumulator.
- The result is stored in accumulator.

Example: ADI 10 H

AFTER EXECUTION

A 50

ADI 10H A=A+DATA(8) A 60

(4) Arithematic Instructions

ACI 8-bit data

- The 8-bit data and the Carry Flag (CY) are added to the contents of accumulator.
- The result is stored in accumulator.

Example: ACI 20 H

AFTER EXECUTION

CY 1

A 30

ACI 20H A=A+DATA (8)+CY

CY 0

A 51

(5) Arithematic Instructions

DAD Register pair

- The 16-bit contents of the register pair are added to the contents of H-L pair.
- The result is stored in H-L pair.
- If the result is larger than 16 bits, then CY is set.

Example: DAD D

AFTER EXECUTION

CY 0


B C D 10 E 20 H 20 L 50

DAD D HL=HL+R CY 0


B C D 10 E 20 H 30 L 70

(6) Arithematic Instructions


- SUB R
- SUB M
- The contents of the register or memory location are subtracted from the contents of the accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- Example: SUB B or SUB M




H










(7) Arithematic Instructions

- SBB R
- SBB M
- The contents of the register or memory location and Borrow Flag (i.e.CY) are subtracted from the contents of the accumulator.
- The result is stored in accumulator.
- If the operand is memory location, its address is specified by H-L pair.
- Example: SBB C or SBB M





(8) Arithematic Instructions

SUI 8-bit data

- OPERATION: A=A-DATA(8)
- The 8-bit immediate data is subtracted from the contents of the accumulator.
- The result is stored in accumulator.

Example: SUI 45 H

(9) Arithematic Instructions

SBI 8-bit data

- The 8-bit data and the Borrow Flag (i.e. CY) is subtracted from the contents of the accumulator.
- The result is stored in accumulator.

Example: SBI 20 H

AFTER EXECUTION

A 50

SBI 20H A=A-DATA(8)-CY CY 0

A 29

(10) Arithematic Instructions

- INR R
- INR M

- The contents of register or memory location are incremented by 1.
- The result is stored in the same place.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- Example: INR B or INR M



(11) Arithematic Instructions

• INX Rp

- The contents of register pair are incremented by 1.
- The result is stored in the same place.

Example: INX H

AFTER EXECUTION

B C D E H 10 L 20

INX H RP=RP+1

SP			
В	energy and the second	С	
D		E	
н	11	L	21

(12) Arithematic Instructions

- DCR R
- DCR M

- The contents of register or memory location are decremented by 1.
- The result is stored in the same place.
- If the operand is a memory location, its address is specified by the contents of H-L pair.
- Example: DCR E or DCR M



(13) Arithematic Instructions


DCX Rp

- The contents of register pair are decremented by 1.
- The result is stored in the same place.
- Example: DCX D

AFTER EXECUTION

SP			
В		С	
D	10	E	20
н		L	

DCX D RP=RP-1



(1) Logical Instructions

- · ANA R
- · ANA M

- AND specified data in register or memory with accumulator.
- Store the result in accumulator (A).

Example: ANA B, ANA M



(2) Logical Instructions

ANI 8-bit data

- AND 8-bit data with accumulator (A).
- Store the result in accumulator (A)


Example: ANI 3FH

AFTER EXECUTION

1011 0011=B3H 0011 1111=3FH 0011 0011=33H

CY AC

ANI 3FH A=A and DATA(8)



(3) Logical Instructions

XRA Register (8-bit)

- XOR specified register with accumulator.
- Store the result in accumulator.

Example: XRA C

1010 1010=AAH 0010 1101=2DH

1000 0111=87H

AFTER EXECUTION

CY AC


A AA

B C 2D

D E

H L

XRA C A=A xor R




(4) Logical Instructions

XRA M

- XOR data in memory (memory location pointed by H-L pair) with Accumulator.
- Store the result in Accumulator.

Example: XRA M




AFTER EXECUTION

B3



XRA M A=A xor M



(5) Logical Instructions

XRI 8-bit data

- XOR 8-bit immediate data with accumulator (A).
- Store the result in accumulator.

Example: XRI 39H

1011 0011=B3H 0011 1001=39H

BEFORE EXECUTION

1000 1010=8AH

AFTER EXECUTION

CY AC

XRI 39H A=A xor DATA(8) CY 0 AC 0

(6) Logical Instructions

ORA Register

- OR specified register with accumulator (A).
- · Store the result in accumulator.

Example: ORA B

1010 1010=AAH 0001 0010=12H

1011 1010=BAH

AFTER EXECUTION

CY AC

ORA B A=A or R CY 0 AC 0

A AA B 12 C D E H L

B 12 C
D E
H L

(7) Logical Instructions

ORA M

- OR specified register with accumulator (A).
- Store the result in accumulator.

Example: ORA M



(8) Logical Instructions

ORI 8-bit data

- OR 8-bit data with accumulator (A).
- Store the result in accumulator.

Example: ORI 08H

1011 0011=B3H 0000 1000=08H 1011 1011=BBH

BEFORE EXECUTION

AFTER EXECUTION

CY AC

ORI 08H A=A or DATA(8) CY 0 AC 0

(9) Logical Instructions

- CMP Register
- CMP M

- Compare specified data in register or memory with accumulator (A).
- Store the result in accumulator.

Example: CMP D or CMP M



(10) Logical Instructions

CPI 8-bit data

- Compare 8-bit immediate data with accumulator (A).
- Store the result in accumulator.

Example: CPI 30H

A>DATA: CY=0,Z=0 A=DATA: CY=0,Z=1

A<DATA: CY=1,Z=0

AFTER EXECUTION

CY Z

CPI 30H A-DATA CY 0 AC 0

1011 1010=BAH

(11) Logical Instructions

STC

- It sets the carry flag to 1.
- Example: STC

AFTER EXECUTION

CY 0

STC CY=1 CY 1

(12) Logical Instructions

CMC

- It complements the carry flag.
- Example: CMC

AFTER EXECUTION

CY 1

CMC

CY 0

(13) Logical Instructions


CMA

- It complements each bit of the accumulator.
- Example: CMA

(14) Logical Instructions

• RLC

- Rotate accumulator left
- Each binary bit of the accumulator is rotated left by one position.
- Bit D7 is placed in the position of D0 as well as in the Carry flag.
- CY is modified according to bit D7.
- Example: RLC.




AFTER EXECUTION

B6 B5 B4 B3 B2 B1 B0 B7


(15) Logical Instructions

• RRC

- Rotate accumulator right
- Each binary bit of the accumulator is rotated right by one
- position.
- Bit D0 is placed in the position of D7 as well as in the Carry flag.
- CY is modified according to bit D0.
- Example: RRC.



AFTER EXECUTION





(16) Logical Instructions

RAL

- Rotate accumulator left through carry
- Each binary bit of the accumulator is rotated left by one position through the Carry flag.
- Bit D7 is placed in the Carry flag, and the Carry flag is placed in the least significant position D0.
- CY is modified according to bit D7.

Example: RAL.






AFTER EXECUTION



(17) Logical Instructions

RAR

- Rotate accumulator right through carry
- Each binary bit of the accumulator is rotated left by one position through the Carry flag.
- Bit D7 is placed in the Carry flag, and the Carry flag is placed in the least significant position D0.
- CY is modified according to bit D7.
- Example: RAR



AFTER EXECUTION

CY B7 B6 B5 B4 B3 B2 B1

B0

Branching Instructions

- The branch group instructions allows the microprocessor to change the sequence of program either conditionally or under certain test conditions. The group includes,
- (1) Jump instructions,
- (2) Call and Return instructions,
- (3) Restart instructions,

(1) Branching Instructions

JUMP ADDRESS

• BEFORE EXECUTION AFTER EXECUTION
PC JMP 2000H PC 2000

- Jump unconditionally to the address.
- The instruction loads the PC with the address given within the instruction and resumes the program execution from specified location.
- Example: JMP 200H

Conditional Jumps

Instruction Code	Decription	Condition For Jump			
JC	Jump on carry	CY=1			
JNC	Jump on not carry	CY=0			
JP	Jump on positive	S=0			
1M	Jump on minus	S=1			
JPE	Jump on parity even	P=1			
JPO	Jump on parity odd	P=0			
JZ	Jump on zero	Z=1			
JNZ	Jump on not zero	Z=0			

(2) Branching Instructions

CALL address

 Call unconditionally a subroutine whose starting address given within the instruction and used to transfer program control to a subprogram or subroutine.

Example: CALL 2000H

Conditional Calls

Instruction Code	Description	Condition for CALL
сс	Call on carry	CY=1
CNC	Call on not carry	CY=0
СР	Call on positive	S=0
СМ	Call on minus	S=1
CPE	Call on parity even	P=1
СРО	Call on parity odd	P=0
cz	Call on zero	Z=1
CNZ	Call on not zero	Z=0

(3) Branching Instructions

RET

- Return from the subroutine unconditionally.
- This instruction takes return address from the stack and loads the program counter with this address.

Example: RET

AFTER EXECUTION



(4) Branching Instructions

• RST n

- Restart n (0 to 7)
- This instruction transfers the program control to a specific memory address. The processor multiplies the RST number by 8 to calculate the vector address.

Example: RST 6

AFTER EXECUTION





ADDRESS OF THE NEXT INSTRUCTION IS 2001H

Vector Address For Return Instructions

Instruction Code	Vector Address
RST 0	0*8=0000H
RST 1	0*8=0008H
RST 2	0*8=0010H
RST 3	0*8=0018H
RST 4	0*8=0020H
RST 5	0*8=0028H
RST 6	0*8=0030H
Rst 7	0*8=0038H

(1) Control Instructions

NOP

- No operation
- No operation is performed.
- The instruction is fetched and decoded but no operation is executed.
- Example: NOP

(2) Control Instructions


HLT

- Halt
- The CPU finishes executing the current instruction and halts any further execution.
- An interrupt or reset is necessary to exit from the halt state.

Example: HLT

(3) Control Instructions

SIM instruction can be used to perform two different tasks: 1. For masking of 3 interrupts 2. For serial data transmission (Each time a SIM instruction is executed, 7th bit of Accumulator is automatically copied to SOD pin of 8085)



While EI/DI instructions enable/disable all maskable interrupts at once, SIM instruction can be used to selectively mask (or disable) 3 out of 4 maskable interrupts which are RST7.5,RST6.5 & RST5.5. Fourth maskable interrupt INTR can only be enabled/disabled by using EI/DI instructions.

Example of how to use SIM instruction in any program

Example problem: - Set the interrupt masks so that RST5.5 is enabled, RST6.5 is masked & RST7.5 is enabled.

We can determine the bit pattern as per format of SIM instruction given below:

- Enable 5.5	bit $0 = 0$		0	ш	×	2	ш	2	2	5
- Disable 6.5	bit 1 = 1		Ř	Ö	8	27	AS.	17	16	M5.5
- Enable 7.5	bit 2 = 0						í			ō
- Allow setting the	bit 3 = 1									•
masks	bit 4 = 0									
- Don't reset the flip flop	bit 5 = 0	Con	tor	ite .	of e	200	umi	ulai	or	are:
- Bit 5 is not used	bit 6 = 0	0AH		ito i	01 6	100	u	ula	.01	arc.
- Don't use serial data	bit 7 = 0	VAI	٠							
- Serial data is ignored										


Now use following set of instructions to implement required masks using SIM

EI MVI A,

- ✓ First of all enable all interrupts using El instruction without using which SIM wouldn't be effective
- ✓ Move the prepared bit pattern (OAH here) to Accumulator
- ✓ SIM instruction interprets contents of Accumulator same as per the above format & performs the desired operation of masking the respective interrupts

(4) Control Instructions

Like SIM instruction, RIM can be used to perform two different tasks: 1. To read current status of 3 maskable interrupts 2. For serial data reception (Each time a SIM instruction is executed, the bit present on SID pin of 8085 is automatically moved to 7th bit of the Accumulator)



Pending Pater Pupts: Since the 8085 has 5 interrupt lines, another interrupts may occur while an interrupt is being attended and thus remain pending. Such interrupts are called pending interrupts & would be attended as soon as ISR of current interrupt is executed. A programmer may know the status (current value of high/low on the respective interrupt pin) of such interrupts anytime by using RIM instruction.