一、实验内容

在本实验中,将使用 verilog HDL 实现 31 条 MIPS 指令的 CPU 设计,前仿真,后仿真和下板调试运行。

二、实验目标

- (1) 深入掌握 CPU 的构成及工作原理。
- (2) 设计 31 条指令的 CPU 的数据通路即控制器。
- (3) 使用 verilog HDL 设计实现 31 条指令的 CPU 下板运行。


三、实验原理

(1) 根据指令功能,确定每条指令执行中用到的部件,如下表:


instr	рс	npc	imem	RegFile	e ALU		Ext5	B 44.6	DM	EM			ADD			П	GPR[31]
				rd	A	В	Ext16	Addr	Data	S_Ext16	Ext18	A	В	A	В		
ADD	npc	рс	pc	ALU	rs	rt											
ADDU	npc	рс	рс	ALU	rs	rt											
ADDI	npc	рс	pc	ALU	rs	S_Ext16					imm16						
ADDIU	npc	рс	рс	ALU	rs	Ext16		imm16									
SUB	npc	рс	pc	ALU	rs	rt											
SUBU	npc	рс	рс	ALU	rs	rt											
SLL	npc	рс	рс	ALU	Ext5	rt	sa										
SRL	npc	pc	pc	ALU	Ext5	rt	sa										
SRA	npc	рс	рс	ALU	Ext5	rt	sa										
SLLV	npc	рс	pc	ALU	rs	rt											
SRLV	npc	рс	рс	ALU	rs	rt											
SRAV	npc	рс	pc	ALU	rs	rt											
ORI	npc	рс	рс	ALU	rs	Ext16		imm16									
XORI	npc	рс	pc	ALU	rs	Ext16		imm16									
NORI	npc	рс	pc	ALU	rs	Ext16		imm16									
ANDI	npc	рс	рс	ALU	rs	Ext16		imm16									
OR	npc	рс	pc	ALU	rs	rt											
XOR	npc	рс	рс	ALU	rs	rt											
AND	npc	pc	pc	ALU	rs	rt											
LW	npc	pc	pc	Data	rs	S_Ext16			ALU		offset						
sw	npc	pc	pc		rs	S_Ext16			ALU	rt	offset						
BEQ	npc	pc	pc		rs	rt						offset	npc	Ext18			
BNE	npc	рс	рс		rs	rt						offset	npc	Ext18			
J	ΪΙ	pc	pc												pc31~28	imem25~0	
JAL	ii	pc	pc												pc31~28	3imem25~0	pc+8
JR	rs	pc	pc														
SLT	npc	pc	pc	ALU	rs	rt											
SLTU	npc	pc	pc	ALU	rs	rt											
SLTI	npc	pc	pc	ALU	rs	Ext16		imm16									
SLTIU	npc	pc	рс	ALU	rs	S_Ext16					imm16						
LUI	npc	рс	DC	ALU	IS	Ext16		imm16									

(2) 根据每条指令涉及的部件和部件的数据输入来源,画出每条指令的数据通路,下面是数据通路图:


ADDU,ADD,SUBU,SUB数据通路




ADDIU,ADDI数据通路




BEQ,BNE数据通路




J数据通路




JAL数据通路




JR数据通路




LUI数据通路




LW数据通路




AND,OR,XOR,NOR数据通路




ANDI,ORI,XORI数据通路




SLL,SRL,SRA数据通路




SLLV,SRLV,SRAV数据通路




SLT,SLTU数据通路




SLTI,SLTIU数据通路



SW数据通路





(3) 指令操作时间表

控制信号(微操作)	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR	SLT	SLTU	SLL	SRL	SRA	SLLV	SRLV	SRAV	JR
PC_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
IM_R	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Rsc4-0	IM25-21				IM25-21	IM25-21	IM25-21	IM25-21									
Rtc4-0	IM20-16																
Rdc4-0	IM15-11																
M1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
M2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
М3	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	
M4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
M5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
M6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
M7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
M8																	0
M9											1	1	1	0	0	0	
ALUC3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	
ALUC2	0	0	0	0	1	1	1	1	0	0	1	1	1	1	1	1	
ALUC1	1	0	1	0	0	0	1	1	1	1	1	0	0	1	0	0	
ALUC0	0	0	1	1	0	1	0	1	1	0	x	1	0	x	1	0	
RF_W	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
RF_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
DM_CS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DM_R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DM_W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

控制信号(微操作)	ADDI	ADDIU	ANDI	ORI	XORI	LW	sw	BEQ	BNE	SLTI	SLTIU	LUI	J	JAL
PC_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1
IM_R	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Rsc4-0	IM25-21	IM25-21	IM25-21	IM25-21	IM25-21	IM25-21	IM25-21	IM25-21	IM25-21	IM25-21	IM25-21			
Rtc4-0	IM20-16 IM20-16													
Rdc4-0	IM20-16	IM20-16	IM20-16	IM20-16	IM20-16	IM20-16			IM20-16					
M1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
M2	1	1	1	1	1	0	1	1	1	1	1	1		
м3	1	1	1	1	1	1	1	1	1	1	1			
M4	1	1	1	1	1	1	1	0	0	1	1	1		
М5	0	0	0	0	0	0	0	1	1	0	0	0	0	0
М6	0	0	0	0	0	1		0	0	0	0			0
M7	0	0	0	0	0	0		0	0	0	0	0		1
M8													1	1
М9														
ALUC3	0	0	0	0	0	0	0	0	0	1	1	1		
ALUC2	0	0	1	1	1	0	0	0	0	0	0	0		
ALUC1	1	0	0	0	1	1	1	1	1	1	1	0		
ALUC0	0	0	0	1	0	0	0	1	1	1	0	x		
RF_W	1	1	1	1	1	1	0	0	0	1	1	1	0	1
RF_CLK	1	1	1	1	1	1	0	0	0	1	1	1	0	1
DM_CS	0	0	0	0	0	1	1	0	0	0	0	0	0	0
DM_R	0	0	0	0	0	1	0	0	0	0	0	0	0	0
DM_W	0	0	0	0	0	0	1	0	0	0	0	0	0	0

```
(4)
                              控制信号的逻辑表达式
PC CLK=~clk;
IM R=1;
M1 = \sim (dec[29]|dec[30]|dec[16]);
M2=dec[22];
M3 = (dec[10]|dec[11]|dec[12]|dec[13]|dec[14]|dec[15]);
M4 = dec[17]|dec[18]|dec[19]|dec[20]|dec[21]|dec[22]|dec[23]|dec[26]|dec[27]|dec[28];
M5=(dec[24]\&z)|(dec[25]\&\sim z);
M6=dec[17]|dec[18]|dec[19]|dec[20]|dec[21]|dec[22]|dec[23]|dec[26]|dec[27]|dec[28];
M7 = dec[30];
M8=dec[16];//\sim(dec[29]|dec[30])
M9=dec[13]|dec[14]|dec[15];
ALUC[3] = dec[8] | dec[9] | dec[10] | dec[11] | dec[12] | dec[13] | dec[14] | dec[15] | dec[26] | dec[27] | dec[28];
ALUC[2] = dec[4] | dec[5] | dec[6] | dec[7] | dec[10] | dec[11] | dec[12] | dec[13] | dec[14] | dec[15] | dec[19] 
c[20]|dec[21];
ALUC[1] = dec[0] | dec[2] | dec[6] | dec[7] | dec[8] | dec[9] | dec[10] | dec[13] | dec[17] | dec[21] | dec[22] | dec[22] | dec[23] | 
3]|dec[24]|dec[25]|dec[26]|dec[27];
ALUC[0]=dec[2]|dec[3]|dec[5]|dec[7]|dec[8]|dec[11]|dec[14]|dec[20]|dec[24]|dec[25]|dec[26];
RF W=\sim(\text{dec}[16]|\text{dec}[23]|\text{dec}[24]|\text{dec}[25]|\text{dec}[29]);
RF CLK=~clk;
DM R=dec[22];
DM W=dec[23];
DM CS=dec[22]|dec[23];
C_{ext16} = (dec[19]|dec[20]|dec[21]);
四、模块建模
(1) 顶层模块
module sccomp dataflow(
             input clk in,
             input reset,
             output [31:0]inst,//instruction from imem
             output [31:0]pc,//program counter
             output [31:0]addr
             );
             wire IM R;//imem read ->1
             wire DM W;//dmem write ena -wena
             wire DM R;//dmem read ena -rena
             wire DM CS;//dram- dmem ena -ena
             wire [31:0]rdata;//data read from dram
             //wire [31:0]addr;// dmem write/read address
             wire [31:0]wdata;//data write in dram
             cpu sccpu(
```

```
.clk(clk_in),
   .rst(reset),
   .IM_R(IM_R),
   .DM_W(DM_W),
   .DM_R(DM_R),
   .DM CS(DM CS),
   .rdata(rdata),
   .addr(addr),
   .wdata(wdata),
   .instr(inst),
   .pc(pc)
    );
   dist mem gen 0 imem(//get instruction from instr mem -> IMEM
   .a(pc[12:2]),
   .spo(inst)
   );
   dram dmem(
   .clk(clk_in),
   .ena(DM CS),
   .rena(DM_R),
   .wena(DM W),
   .addr(addr),
   .datain(wdata),
   .dataout(rdata)
   );
Endmodule
(2) dram 模块
module dram(
       input clk,
       input ena,// DM_CS enable
       input wena,//DM W write enable
       inout rena,//DM_R read enable
       input [31:0] addr,
       input [31:0] datain,
       output[31:0] dataout
    );
     reg [31:0]mem[2047:0];
     assign dataout=(ena&&rena)? mem[addr[10:0]>>2]:32'bz;
     always@(posedge clk)
     begin
     if(ena)begin
         if(wena)begin
```

```
mem[addr[10:0]>>2]=datain;
         end
      end
  end
endmodule
(3) cpu 模块
module cpu(
   input clk,
   input rst,
   input [31:0]instr,
   input [31:0]rdata,//data read from dram
   output IM R,
   output DM_W,
   output DM R,
   output DM CS,
   output [31:0]pc,
   output [31:0]addr,//dram write address
   output [31:0]wdata //data write in dram
);
   wire [31:0]D M1;
   wire [31:0]D_M2;
   wire [31:0]D_M3;
   wire [31:0]D_M4;
   wire [31:0]D M5;//rd
   wire [4:0]D M6;//rdc <=rdc(instr[15:11])or rtc(instr[20:16])
   wire [31:0]D_M7;
   wire [31:0]D M8;
   wire [4:0]D_M9;//instr[10:6] or rs[4:0]
   wire [31:0] D_ext16;//output of ext16
   wire [31:0] D_ext18;//output of ext18
   wire [31:0] D ext5;//output of ext5
   wire [31:0] D_pc;//output of pc
   wire [31:0] D npc;//output of npc
   wire [31:0] D_add8;//output of add8
   wire [31:0] D_add;//output of add
   wire [31:0] D rs;
   wire [31:0] D rt;
   wire [31:0] D alu;//output of alu
   wire [31:0] D_join;
   wire add ov;
```

//control instruction

```
wire M1;
wire M2;
wire M3;
wire M4;
wire M5;
wire M6;
wire M7;
wire M8;
wire M9;
wire PC CLK;
wire PC ENA;
wire RF CLK;
wire RF_W;
wire C ext16;
wire [3:0]ALUC;
wire Z;//zero
wire C;//carry
wire N;//negative
wire O;//overflow
assign PC ENA=1;
assign pc=D pc;
assign addr=D alu;
                   //dram read/write address
assign wdata=D rt;
wire [31:0] de instr;//decoded instruction
 instr_decode cpu_dec(//instruction decode module
     .instr(instr),
     .dec(de_instr)
 );
 ctrl cpu ctrl(// control module
     .clk(clk),.z(Z),.dec(de_instr),.M1(M1),.M2(M2),.M3(M3),
     .M4(M4),.M5(M5),.M6(M6),.M7(M7),.M8(M8),.M9(M9),.PC CLK(PC CLK),
     .IM_R(IM_R),.ALUC(ALUC),.RF_CLK(RF_CLK),.RF_W(RF_W),.DM_W(DM_W),
     .DM R(DM R),.DM CS(DM CS),.C ext16(C ext16)
 );
 pcreg cpu pc(
     .clk(PC_CLK),.rst(rst),
     .ena(PC_ENA),.data_in(D_M1),
     .data out(D pc)
 );
 regfile cpu ref(
```

```
.clk(RF CLK),.rst(rst),.we(RF W),
    .raddr1(instr[25:21]),.raddr2(instr[20:16]),
    .waddr(D_M6),.wdata(D_M7),.rdata1(D_rs),.rdata2(D_rt)
);
alu
        cpu alu(
    .a(D M3),.b(D M4),.aluc(ALUC),
    .r(D alu),.zero(Z),.carry(C),.negative(N),.overflow(O)
);
ext5
        cpu_ext5(
    .a(D_M9),.b(D_ext5)
);
ext16
        cpu ext16(
    .a(instr[15:0]),.b(D_ext16),.s_ext(C_ext16)
);
ext18
        cpu_ext18(
    .a(instr[15:0]),.b(D ext18)
);
mux32
          cpu mux1(
     .a(D M8),.b(D M5),.opt(M1),.c(D M1)//
);
mux32
          cpu mux2(
    .a(D_alu),.b(rdata),.opt(M2),.c(D_M2)///
);
mux32
          cpu mux3(
    .a(D_ext5),.b(D_rs),.opt(M3),.c(D_M3)//
);
mux32
          cpu_mux4(
     .a(D rt),.b(D ext16),.opt(M4),.c(D M4)//
);
mux32
          cpu mux5(
    .a(D_npc),.b(D_add),.opt(M5),.c(D_M5)//
);
           cpu mux6(//de inttr[30]=M7 : jal
mux5 1
    .a(instr[15:11]),.b(instr[20:16]),.opt({M7,M6}),.c(D_M6)//
);//rd
        ,rt
mux32
          cpu_mux7(
     .a(D M2),.b(D_add8),.opt(M7),.c(D_M7)//
);
mux32
          cpu mux8(
    .a(D_join),.b(D_rs),.opt(M8),.c(D_M8)///
);
mux5 2
          cpu mux9(
    .a(instr[10:6]),.b(D_rs[4:0]),.opt(M9),.c(D_M9)///
);
```

```
add
              cpu add(
         .a(D ext18),.b(D npc),.c(D add),.ov(add ov)
    );
    add8
              cpu_add8(
         .a(D pc),.c(D add8)
    );
    join instr cpu join(
         .part1(D_pc[31:28]),.part2(instr[25:0]),.r(D_join)
    );
    npc
           cpu npc(
         .a(D pc),.rst(rst),.c(D npc)
    );
endmodule
(4) control 控制器模块
module ctrl(
    input clk,
    input [31:0]dec,
    input z,//zero
    output M1,
    output M2,
    output M3,
    output M4,
    output M5,
    output M6,
    output M7,
    output M8,
    output M9,
    output PC_CLK,
    output IM R,//imem(ram1) read
    output [3:0]ALUC,
    output RF CLK,
    output RF W,//regfile write
    output DM_W,//dmem(ram2)
    output DM R,//dmem read
    output DM_CS,//dmem ena
    output C ext16
);
    assign PC CLK=~clk;
    assign IM R=1;
    assign M1 = \sim (dec[29]|dec[30]|dec[16]);
    assign M2=dec[22];
    assign M3 = \sim (dec[10]|dec[11]|dec[12]|dec[13]|dec[14]|dec[15]);
    assign\ M4=dec[17]|dec[18]|dec[19]|dec[20]|dec[21]|dec[22]|dec[23]|dec[26]|dec[27]|dec[28];
```

```
assign M5=(dec[24]\&z)|(dec[25]\&\sim z);
                assign\ M6=dec[17]|dec[18]|dec[19]|dec[20]|dec[21]|dec[22]|dec[23]|dec[26]|dec[27]|dec[28];
                assign M7=dec[30];
                assign M8=dec[16];//~(dec[29]|dec[30])
                assign M9=dec[13]|dec[14]|dec[15];
                assign
ALUC[3] = dec[8] | dec[9] | dec[10] | dec[11] | dec[12] | dec[13] | dec[14] | dec[15] | dec[26] | dec[27] | dec[28]; \\
                assign
ALUC[2] = dec[4] | dec[5] | dec[6] | dec[7] | dec[10] | dec[11] | dec[12] | dec[13] | dec[14] | dec[15] | dec[19] 
c[20]|dec[21];
                assign
ALUC[1] = dec[0] | dec[2] | dec[6] | dec[7] | dec[8] | dec[9] | dec[10] | dec[13] | dec[17] | dec[21] | dec[22] | dec[22] | dec[23] | 
3]|dec[24]|dec[25]|dec[26]|dec[27];
                assign
ALUC[0] = dec[2]|dec[3]|dec[5]|dec[7]|dec[8]|dec[11]|dec[14]|dec[20]|dec[24]|dec[25]|dec[26];
                assign RF W=\sim(\text{dec}[16]|\text{dec}[23]|\text{dec}[24]|\text{dec}[25]|\text{dec}[29]);
                assign RF CLK=~clk;////
                assign DM R=dec[22];
                assign DM W=dec[23];
                assign DM CS=dec[22]|dec[23];
                assign C ext16=\sim(\text{dec}[19]|\text{dec}[20]|\text{dec}[21]);
endmodule
(5) 译码器模块
'define ADD 12'b000000100000
'define ADDU 12'b000000100001
'define SUB 12'b000000100010
'define SUBU 12'b000000100011
'define AND 12'b000000100100
'define OR 12'b000000100101
'define XOR 12'b000000100110
'define NOR 12'b000000100111
'define SLT 12'b000000101010
'define SLTU 12'b000000101011
'define SLL 12'b0000000000000
'define SRL 12'b000000000010
'define SRA 12'b000000000011
'define SLLV 12'b000000000100
'define SRLV 12'b000000000110
'define SRAV 12'b000000000111
'define JR
                                              12'b000000001000
'define ADDI 12'b001000??????
'define ADDIU 12'b001001??????
'define ANDI 12'b001100??????
```

```
'define ORI 12'b001101??????
'define XORI 12'b001110??????
'define LW
            12'b100011??????
'define SW 12'b101011??????
'define BEQ 12'b000100??????
'define BNE 12'b000101??????
'define SLTI 12'b001010??????
'define SLTIU 12'b001011??????
'define LUI 12'b001111??????
'define J
            12'b000010??????
'define JAL 12'b000011??????
module instr decode(
    input [31:0]instr,
    output reg [31:0] dec
);
always @(*)begin
    casez ({instr[31:26],instr[5:0]})
        `ADD:dec<=32'h00000001;
        `ADDU:dec<=32'h00000002;
        `SUB:dec<=32'h00000004;
        `SUBU:dec<=32'h00000008;
        `AND:dec<=32'h00000010;
        `OR:dec<=32'h00000020;
        `XOR:dec<=32'h00000040;
        'NOR:dec<=32'h00000080;
        `SLT:dec<=32'h00000100;
        `SLTU:dec<=32'h00000200;
        `SLL:dec<=32'h00000400;
        `SRL:dec<=32'h00000800;
        `SRA:dec<=32'h00001000;
        `SLLV:dec<=32'h00002000;
        `SRLV:dec<=32'h00004000;
        `SRAV:dec<=32'h00008000;
        `JR:dec<=32'h00010000;
        `ADDI:dec<=32'h00020000;
         `ADDIU:dec<=32'h00040000;
        `ANDI:dec<=32'h00080000;
```

```
`ORI:dec<=32'h00100000;
         `XORI:dec<=32'h00200000;
         `LW:dec<=32'h00400000;
         `SW:dec<=32'h00800000;
         `BEO:dec<=32'h01000000;
         `BNE:dec<=32'h02000000;
         `SLTI:dec<=32'h04000000:
         `SLTIU:dec<=32'h08000000;
         `LUI:dec<=32'h10000000;
         `J:dec<=32'h20000000;
         `JAL:dec<=32'h40000000;
         default:dec<=32'bx;
        endcase
end
endmodule
(6) 其他模块
module pcreg(
    input clk,rst,ena,
    input [31:0] data in,
    output [31:0] data out
);
    D FF d31(data in[31],ena,clk,rst,data out[31]);
    D FF d30(data in[30],ena,clk,rst,data out[30]);
    D FF d29(data in[29],ena,clk,rst,data out[29]);
    D_FF d28(data_in[28],ena,clk,rst,data_out[28]);
    D FF d27(data in[27],ena,clk,rst,data out[27]);
    D FF d26(data in[26],ena,clk,rst,data out[26]);
    D FF d25(data in[25],ena,clk,rst,data out[25]);
    D FF d24(data in[24],ena,clk,rst,data out[24]);
    D FF d23(data in[23],ena,clk,rst,data out[23]);
    D FF0 d22(data in[22],ena,clk,rst,data out[22]);//DFF0
                                                              00400000
    D FF d21(data in[21],ena,clk,rst,data out[21]);
    D FF d20(data in[20],ena,clk,rst,data out[20]);
    D FF d19(data in[19],ena,clk,rst,data out[19]);
    D_FF d18(data_in[18],ena,clk,rst,data out[18]);
    D FF d17(data in[17],ena,clk,rst,data out[17]);
    D FF d16(data in[16],ena,clk,rst,data out[16]);
    D FF d15(data in[15],ena,clk,rst,data out[15]);
    D FF d14(data in[14],ena,clk,rst,data out[14]);
    D FF d13(data in[13],ena,clk,rst,data out[13]);
```

```
D FF d12(data in[12],ena,clk,rst,data out[12]);
     D FF d11(data in[11],ena,clk,rst,data out[11]);
     D FF d10(data in[10],ena,clk,rst,data out[10]);
     D FF d9(data in[9],ena,clk,rst,data out[9]);
     D FF d8(data in[8],ena,clk,rst,data out[8]);
     D FF d7(data in[7],ena,clk,rst,data out[7]);
     D FF d6(data in[6],ena,clk,rst,data out[6]);
     D FF d5(data in[5],ena,clk,rst,data out[5]);
     D FF d4(data in[4],ena,clk,rst,data out[4]);
     D FF d3(data in[3],ena,clk,rst,data out[3]);
     D FF d2(data in[2],ena,clk,rst,data out[2]);
     D FF d1(data in[1],ena,clk,rst,data out[1]);
     D_FF d0(data_in[0],ena,clk,rst,data_out[0]);
endmodule
module pcreg0(
     input clk,rst,ena,
     input [31:0] data in,
     output [31:0] data out
);
    D FF d31(data in[31],ena,clk,rst,data out[31]);
     D FF d30(data in[30],ena,clk,rst,data_out[30]);
     D FF d29(data in[29],ena,clk,rst,data out[29]);
     D FF d28(data in[28],ena,clk,rst,data out[28]);
     D FF d27(data in[27],ena,clk,rst,data out[27]);
     D FF d26(data in[26],ena,clk,rst,data out[26]);
     D FF d25(data in[25],ena,clk,rst,data out[25]);
     D FF d24(data in[24],ena,clk,rst,data out[24]);
     D_FF d23(data_in[23],ena,clk,rst,data_out[23]);
     D FF d22(data in[22],ena,clk,rst,data out[22]);
     D FF d21(data in[21],ena,clk,rst,data out[21]);
     D FF d20(data in[20],ena,clk,rst,data out[20]);
     D FF d19(data in[19],ena,clk,rst,data out[19]);
     D_FF d18(data_in[18],ena,clk,rst,data_out[18]);
     D FF d17(data in[17],ena,clk,rst,data out[17]);
     D FF d16(data in[16],ena,clk,rst,data out[16]);
     D FF d15(data in[15],ena,clk,rst,data out[15]);
     D FF d14(data in[14],ena,clk,rst,data out[14]);
     D FF d13(data in[13],ena,clk,rst,data out[13]);
     D FF d12(data in[12],ena,clk,rst,data out[12]);
     D FF d11(data in[11],ena,clk,rst,data out[11]);
     D FF d10(data in[10],ena,clk,rst,data out[10]);
     D FF d9(data in[9],ena,clk,rst,data out[9]);
     D FF d8(data in[8],ena,clk,rst,data out[8]);
```

```
D FF d7(data in[7],ena,clk,rst,data out[7]);
     D FF d6(data in[6],ena,clk,rst,data out[6]);
     D_FF d5(data_in[5],ena,clk,rst,data_out[5]);
    D_FF d4(data_in[4],ena,clk,rst,data_out[4]);
     D FF d3(data in[3],ena,clk,rst,data out[3]);
    D FF d2(data in[2],ena,clk,rst,data out[2]);
     D FF d1(data in[1],ena,clk,rst,data out[1]);
     D_FF d0(data_in[0],ena,clk,rst,data_out[0]);
endmodule
module D FF(
     input datain,
     input ena,
     input clk,
     input rst,
    output reg dataout
);
    always@(posedge clk or posedge rst)
     begin
       if(rst)
           dataout<=0;
       else
       if(ena)
           dataout<=datain;
     end
 endmodule
module D FF0(
      input datain,
      input ena,
      input clk,
      input rst,
      output reg dataout
 );
      always@(posedge clk or posedge rst)
      begin
        if(rst)
            dataout<=1;
        else
        if(ena)
            dataout<=datain;
      end
  endmodule
```

```
module regfile(
    input clk,
    input rst,
    input we,//write ena
    input [4:0]raddr1,
    input [4:0]raddr2,
    input [4:0]waddr,
    input [31:0]wdata,
    output [31:0] rdata1,
    output [31:0] rdata2
 );
      wire [31:0]oData1;
      wire [31:0]array_reg[31:0];
       decoder dec(waddr,we,oData1);
       assign array reg[0] = 0;
       pcreg0 reg1 (clk,rst,oData1[1],wdata,array reg[1]);
       pcreg0 reg2 (clk,rst,oData1[2],wdata,array reg[2]);
       pcreg0 reg3 (clk,rst,oData1[3],wdata,array reg[3]);
       pcreg0 reg4 (clk,rst,oData1[4],wdata,array reg[4]);
       pcreg0 reg5 (clk,rst,oData1[5],wdata,array reg[5]);
       pcreg0 reg6 (clk,rst,oData1[6],wdata,array reg[6]);
       pcreg0 reg7 (clk,rst,oData1[7],wdata,array reg[7]);
       pcreg0 reg8 (clk,rst,oData1[8],wdata,array reg[8]);
       pcreg0 reg9 (clk,rst,oData1[9],wdata,array reg[9]);
       pcreg0 reg10 (clk,rst,oData1[10],wdata,array reg[10]);
       pcreg0 reg11 (clk,rst,oData1[11],wdata,array reg[11]);
       pcreg0 reg12 (clk,rst,oData1[12],wdata,array reg[12]);
       pcreg0 reg13 (clk,rst,oData1[13],wdata,array reg[13]);
       pcreg0 reg14 (clk,rst,oData1[14],wdata,array reg[14]);
       pcreg0 reg15 (clk,rst,oData1[15],wdata,array reg[15]);
       pcreg0 reg16 (clk,rst,oData1[16],wdata,array reg[16]);
       pcreg0 reg17 (clk,rst,oData1[17],wdata,array reg[17]);
       pcreg0 reg18 (clk,rst,oData1[18],wdata,array reg[18]);
       pcreg0 reg19 (clk,rst,oData1[19],wdata,array reg[19]);
       pcreg0 reg20 (clk,rst,oData1[20],wdata,array reg[20]);
       pcreg0 reg21 (clk,rst,oData1[21],wdata,array reg[21]);
       pcreg0 reg22 (clk,rst,oData1[22],wdata,array reg[22]);
       pcreg0 reg23 (clk,rst,oData1[23],wdata,array reg[23]);
       pcreg0 reg24 (clk,rst,oData1[24],wdata,array reg[24]);
       pcreg0 reg25 (clk,rst,oData1[25],wdata,array reg[25]);
       pcreg0 reg26 (clk,rst,oData1[26],wdata,array reg[26]);
       pcreg0 reg27 (clk,rst,oData1[27],wdata,array reg[27]);
       pcreg0 reg28 (clk,rst,oData1[28],wdata,array reg[28]);
```

```
pcreg0 reg29 (clk,rst,oData1[29],wdata,array reg[29]);
       pcreg0 reg30 (clk,rst,oData1[30],wdata,array reg[30]);
       pcreg0 reg31 (clk,rst,oData1[31],wdata,array_reg[31]);
       assign rdata1 = array reg[raddr1];
       assign rdata2 = array reg[raddr2];
 endmodule
module decoder(
      input [4:0] iData,
      input iEna,
      output[31:0]oData
 );
      assign oData=(iEna==1)?(32'd1<<iData):32'bx;
 endmodule
module alu(
    input [31:0] a,
    input [31:0] b,
    input [3:0] aluc,
    output [31:0] r,
    output zero,
    output carry,
    output negative,
    output overflow
    );
    parameter Addu
                               4'b0000;
                                            //r=a+b unsigned
                              4'b0010;
                                            //r=a+b signed
    parameter Add
                        =
    parameter Subu
                              4'b0001;
                                            //r=a-b unsigned
    parameter Sub
                              4'b0011;
                                           //r=a-b signed
                              4'b0100;
                                            //r=a\&b
    parameter And
                              4'b0101;
                                           //r=a|b
    parameter Or
                        =
                              4'b0110;
                                           //r=a^b
    parameter Xor
                        =
    parameter Nor
                              4'b0111;
                                           //r = \sim (a|b)
    parameter Lui1
                       =
                              4'b1000;
                                           //r = \{b[15:0], 16'b0\}
                              4'b1001;
                                           //r = \{b[15:0], 16'b0\}
    parameter Lui2
                             4'b1011;
                                          //r = (a-b < 0)?1:0 signed
    parameter Slt
                       =
                             4'b1010;
                                          //r=(a-b<0)?1:0 unsigned
    parameter Sltu
                                           //r = b >>> a
    parameter Sra
                             4'b1100;
                       =
                                          //r = b << a
    parameter Sll
                       =
                             4'b1110;
    parameter Srl
                       =
                             4'b1101;
                                           //r=b>>a
    parameter Slr
                             4'b1111;
                                          //r=b<<a
    parameter bits=31;
```

```
parameter ENABLE=1,DISABLE=0;
reg signed [32:0] result;
reg [33:0] sresult;
wire signed [31:0] sa=a,sb=b;
always@(*)begin
    case(aluc)
          Addu: begin
               result=a+b;
               sresult = {sa[31],sa} + {sb[31],sb};
          end
          Subu: begin
               result=a-b;
               sresult = {sa[31],sa} - {sb[31],sb};
          end
          Add: begin
               result=sa+sb;
          end
          Sub: begin
               result=sa-sb;
          end
          Sra: begin
               if(a==0) \{result[31:0], result[32]\} = \{b,1'b0\};
               else {result[31:0],result[32]}=sb>>>(a-1);
          end
          Srl: begin
               if(a==0) \{result[31:0], result[32]\} = \{b,1'b0\};
               else {result[31:0],result[32]}=b>>(a-1);
          end
          Sll,Slr: begin
               result=b<<a;
          end
          And: begin
               result=a&b;
          end
          Or: begin
               result=a|b;
          end
          Xor: begin
               result=a^b;
          end
          Nor: begin
               result=\sim(a|b);
```

```
end
              Sltu: begin
                   result=a<b?1:0;
              end
              Slt: begin
                   result=sa<sb?1:0;
              end
              Lui1,Lui2: result = \{b[15:0], 16b0\};
              default:
                   result=a+b;
         endcase
    end
    assign r=result[31:0];
    assign carry =
    (aluc==Addu|aluc==Subu|aluc==Sltu|aluc==Sra|aluc==Srl|aluc==Sll)?result[32]:1'bz;
    assign zero=(r==32'b0)?1:0;
    assign negative=result[31];
    assign overflow=(aluc==Add|aluc==Sub)?(sresult[32]^sresult[33]):1'bz;
endmodule
module ext5#(parameter WIDTH =5)(
   input [WIDTH - 1:0] a,
   output [31:0] b
   );
   assign b = \{\{(32\text{-WIDTH})\{1'b0\}\},a\};
endmodule
module ext16#(parameter WIDTH =16)(
   input [WIDTH - 1:0] a,
   input s_ext,
   output [31:0] b
   assign b=s_ext?{ { (32-WIDTH){a[WIDTH-1]}},a}:{16'b0,a};
endmodule
module ext18#(parameter WIDTH =18)(
   input [15:0] a,
   output [31:0] b
   assign b = \{\{(32\text{-WIDTH})\{a[15]\}\}, a, 2'b00\};
endmodule
module mux32(//deselect 32bits data
```

```
input [31:0]a,
     input [31:0]b,
     input opt,
    output reg[31:0]c
);
always @(*) begin
    case(opt)
     1'b0:c<=a;
     1'b1:c<=b;
     endcase
end
endmodule
module mux5_1(//de-select 5bits address
    input [4:0]a,
     input [4:0]b,
    input [1:0]opt,
    output reg[4:0]c
);
always @(*)begin
    case (opt)
        2'b00:c<=a;
        2'b01:c<=b;
        2'b10,2'b11:c<=5'b11111;//store address in 31th reg
     endcase
end
endmodule
module mux5_2(//de-select 5bits address
     input [4:0]a,
     input [4:0]b,
    input opt,
    output reg[4:0]c
);
always @(*)begin
    case (opt)
        1'b0:c<=a;
        1'b1:c<=b;
     endcase
end
endmodule
module npc(
   input [31:0]a,
```

```
input rst,
   output [31:0]c
);
   assign c=(rst)?a:a+4;
endmodule
module join_instr(
   input [3:0]part1,
   input [25:0]part2,
   output [31:0]r
   );
   assign r={part1,part2,2'b0};
endmodule
module add8(
     input [31:0]a,
    output [31:0]c
     );
assign c=a+32'd4;
endmodule
module add(
     input [31:0]a,
    input [31:0]b,
    output [31:0]c,
    output ov
    );
assign c=a+b;
assign ov=(a[31]==b[31]\&\&c[31]!=b[31])?1:0;
endmodule
```

五、实验结果