计算机组成原理实验报告

学	号	XXXXXXXX
姓	名	xxxxxx
专	业	计算机科学与技术
授课	老师	xxxxxx

一、实验内容

在本实验中,将使用 verilog HDL 实现 54 条MIPS 指令的 CPU 设计,前仿真,后仿真和下板调试运行。

二、实验目标

- 1. 深入掌握 CPU 的构成及工作原理。
- 2. 设计 54条指令的 CPU 的数据通路即控制器。
- 3. 使用 verilog HDL 设计实现 54条指令的 CPU 下板运行。

三、实验原理

1. 根据指令功能,确定每条指令执行中用到的部件,如下表:

2			imem	RegFile rd	ALU/CLZ/DIV(U)/MUL(TU)				DM	EM	0 5-446		A)	DD		II .	GPR[31]	*** /* O /GDO	C	LZ
instr	pc	npc			A	В	Ext5	Ext16	Addr	Data	S_Ext16	Extl8	A	В	A	В		HI/LO/CP0	A	E
ADD	npc	рс	рс	ALU	T8	rt														
ADDU	npc	pc	pc	ALU	rs	rt														
ADDI	npc	pc	pc	ALU	rs	S Ext16					imm16									
ADDIU	npc	pc	pc	ALU	rs	Ext16		imm16												
SUB	прс	pc	pc	ALU	rs	rt														
SUBU	npc	pc	pc	ALU	rs	rt														
SLL	npc	pc	pc	ALU	Ext5	rt	88.													
SRL	npc	pc	pc	ALU	Ext5	rt	88.													
SRA	npc	pc	pc	ALU	Ext5	rt	88.													
SLLV	npc	pc	pc	ALU	IS.	rt														
SRLV				ALU	18	rt														
SRAV	npc	pc	pc	ALU	18	rt														
ORI	npc	pc	pc	ALU		Ext16		imm16												
XORI	npc	pc	pc		T8	Ext16		imm16												
	npc	рc	рc	ALU	18															
NORI	npc	pc	pc	ALU	T8	Ext16		imm16												
ANDI	npc	pc	pc	ALU	rs	Ext16		imm16												
OR	npc	pc	pc	ALU	rs	rt														
XOR	npc	рc	pc	ALU	T8	rt														
AND	npc	pc	pc	ALU	rs .	rt														
LW	npc	pc	pc	Data	rs	S_Ext16			ALU		offset									
sw	npc	pc	pc		rs	S_Ext16			ALU	rt	offset									
BEQ	npc	pc	pc		rs	rt						offset	npc	Ext18						
BNE	npc	рc	pc		T8	rt						offset	npc	Ext18						
J		рc	pc													imem25~0				
JAL		pc	pc												pc31~28	imem25~0	pc+8			
JR	rs	pc	pc																	
SLT	npc	pc	pc	ALU	T8	rt														
SLTU	npc	pc	pc	ALU	rs	rt														
SLTI	npc	pc	pc	ALU	rs	Ext16		imm16												
SLTTU	npc	рc	pc	ALU	rs	S_Ext16					imm16									
LUI	npc	рc	pc	ALU	rs	Ext16		imm16												
DIV	npc	pc	pc	DIV	rs	rt												HI(q)+LO (r)		
DIVU	npc	pc	pc	DIVU	rs	rt												HI(q)+LO (r)		
MUL	npc	pc	pc	MUL	rs	rt												HI[63:32]+LO[31:0]		
MULTU	прс	pc	pc	MULTU	rs	rt												HI[63:32]+LO[31:0]		
BGEZ	npc	рс	pc	ALU	rs	S_Ext16					imm16									
JALR	+rs	pc	рс												pc31~28	imem25~0	pc+8			
LBU	npc	pc	pc	Data	rs	S Ext16			Lbu		offset				-		1			
LHU	npc	pc	pc	Data	rs	S_Ext16			Lhu		offset									
LB	npc	pc	pc	Data	rs	S_Ext16			Lb		offset									
LH	npc	pc	pc	Data	rs	S Ext16			Lh		offset									
SB	npc	pc	pc		rs	S_Ext16			ALU	rt	offset									
SH	npc	pc	pc		rs	S_Ext16			ALU	rt	offset									
BREAK	npc	pc	pc			U_DATE:					- CILLOT							ср0_гед		
YSCALL	npc	pc	pc															cp0_reg		
ERET	npc	pc	pc															cp0_reg		
MFHI	npc	pc	pc	н														HI HI		
MFLO				LO														LO		
MTHI	npc	pc	pc	10														rd->HI		
MTLO	npc	pc	pc								-									
	npc	pc	pc															rd->LO		
MFC0	npc	pc	pc	cp0_reg														4 - 620		
MTCO	npc	рc	pc	01.0														rt->CP0		
CLZ	npc	рc	рc	CLZ							-							_	rd	I
TEQ	npc	pc	pc															cp0_reg		

2. 指令操作时间表(控制信号表)


控制信号(微操作)	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR	SLT	SLTU	SLL	SRL	SRA	SLLV	SRLV	SRAV	JR
PC_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
IM_R	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Rsc4-0	IM25-21				IM25-21	IM25-21	IM25-21	IM25-21									
Rtc4-0	IM20-16																
Rdc4-0	IM15-11																
M1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
M2	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
MЗ	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	
M4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
M5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
M6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
M7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
M8																	0
М9											1	1	1	0	0	0	
ALUC3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	
ALUC2	0	0	0	0	1	1	1	1	0	0	1	1	1	1	1	1	
ALUC1	1	0	1	0	0	0	1	1	1	1	1	0	0	1	0	0	
ALUC0	0	0	1	1	0	1	0	1	1	0	x	1	0	x	1	0	
RF_W	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
RF_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
DM_CS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DM_R	0	0	0	Ó	0	0	0	0	0	0	0	0	0	0	0	0	0
DM_W	ō	ō	0	ō	Ō	Ō	ō	ō	Ō	ō	0	0	Ō	Ō	0	ō	Ö

控制信号(微操作)	ADDI	ADDIU	ANDI	ORI	XORI	LW	sw	BEQ	BNE	SLTI	SLTIU	LUI	J	JAL
PC_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1
IM_R	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Rsc4-0	IM25-21													
Rtc4-0							IM20-16	IM20-16	IM20-16					
Rdc4-0	IM20-16	IM20-16	IM20-16	IM20-16	IM20-16	IM20-16				IM20-16	IM20-16	IM20-16		
M1	1	1	1	1	1	1	1	1	1	1	1	1	0	0
M2	1	1	1	1	1	0	1	1	1	1	1	1		
М3	1	1	1	1	1	1	1	1	1	1	1			
M4	1	1	1	1	1	1	1	0	0	1	1	1		
M5	0	0	0	0	0	0	0	1	1	0	0	0	0	0
М6	0	0	0	0	0	1		0	0	0	0			0
М7	0	0	0	0	0	0		0	0	0	0	0		1
М8													1	1
М9														
ALUC3	0	0	0	0	0	0	0	0	0	1	1	1		
ALUC2	0	0	1	1	1	0	0	0	0	0	0	0		
ALUC1	1	0	0	0	1	1	1	1	1	1	1	0		
ALUC0	0	0	0	1	0	0	0	1	1	1	0	0		
RF_W	1	1	1	1	1	1	0	0	0	1	1	1	0	1
RF_CLK	1	1	1	1	1	1	0	0	0	1	1	1	0	1
DM_CS	0	0	0	0	0	1	1	0	0	0	0	0	0	0
DM R	0	0	0	0	0	1	0	0	0	0	0	0	0	0
DM_W	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Sw							1							
Lw						1								


控制信号(微操作)	DIV	DIVU	MUL	MULTU	BGEZ	JALR	LBU	LHU	LB	LH	8B	8H	BREAK	SYSCALL	ERET	MPHI	MFLO	MTHI	MTLO	MFC0	MTCO	CLZ	TEQ
PC_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
IM_R	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Rsc4-0	IM25-21	IM25-21	IM25-21	IM25-21	IM25-21	IM25-21												IM25-21	IM25-21			IM25-21	IM25-2
Rtc4-0	IM20-16	IM20-16	IM20-16	IM20-16			IM20-16	IM20-16	IM20-16	IM20-16										IM20-16	IM20-16		IM20-16
Rdc4-0											IM15-11	IM15-11				IM15-11	IM15-11			IM15-11	IM15-11	IM15-11	
M1	1	1	1	1	1	0	1	1	1	1	1	1	0	0	0	1	1	1	1	1	1	1	0
M2	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
M3	1	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
M4	0	Ö	0	Ö	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
M5	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
М6	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	
М7																							
M8	0																						
м9												0											
ALUC3					1																		0
ALUC2					0																		0
ALUC1					0																		1
ALUC0					1																		1
RF_W	1	1	1	1	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1	0	1	1
RF_CLK	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
DM_CS	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
DM_R	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
DM.W	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
eret															1								
mtc0																					1		
mfe0																				1			
Sb											1												
Sh												1											
Lb									1														
Lh										1													
Lhu								1															
Lbu							1																

3. 根据每条指令涉及的部件和部件的数据输入来源,画出每条指令的数据通路,下面是数据通路图:


ADDI数据通路




ADDIU数据通路




ADDU,ADD,SUBU,SUB数据通路




BEQ,BNE数据通路




BGEZ数据通路




CLZ数据通路




DIVU,DIV数据通路




JAL数据通路




J数据通路




JALR数据通路




JR数据通路




LUI数据通路




LW/LB/LBU/LH/LHU数据通路




MFHI,MFLO数据通路




MTHI,MTLO数据通路




MUL数据通路




MULTU数据通路




AND,OR,XOR,NOR数据通路




ANDI,ORI,XORI数据通路




SLL,SRL,SRA数据通路




SLLV,SRLV,SRAV数据通路




SLT,SLTU数据通路




SLTI,SLTIU数据通路




SB/SH/SW数据通路



CP0数据通路



54条单周期CPU总数据通路图



4. 控制信号的逻辑

PC_CLK=clk;

IM_R=1;

M1 = (dec[29]|dec[30]|dec[16]|dec[36]|dec[45]|exc|dec[43]|dec[44]|dec[53]);

M2=dec[22]|dec[37]|dec[38]|dec[39]|dec[40];

 $M3 = \sim (\text{dec}[10]|\text{dec}[11]|\text{dec}[12]|\text{dec}[13]|\text{dec}[14]|\text{dec}[15]|\text{dec}[31]|\text{dec}[32]|\text{dec}[33]|\text{dec}[34]|\text{dec}[52]|\text{dec}[36]);$

M4 = dec[17]|dec[18]|dec[19]|dec[20]|dec[21]|dec[22]|dec[23]|dec[26]|dec[27]|dec[28]|dec[37]|dec[38]|dec[39]|dec[40]|dec[41]|dec[42];

 $M5 = (dec[24]\&z)|(dec[25]\&\neg z)|(dec[35]\&\neg n);$

M6 = dec[17] | dec[18] | dec[19] | dec[20] | dec[21] | dec[22] | dec[23] | dec[26] | dec[27] | dec[28] | dec[37] | dec[38] | dec[40] | dec[41] | dec[42];

M7 = dec[30];

 $M8=dec[16];//\sim(dec[29]|dec[30])$

M9=dec[13]|dec[14]|dec[15];

ALUC[3] = dec[8] | dec[9] | dec[10] | dec[11] | dec[12] | dec[13] | dec[14] | dec[15] | dec[26] | dec[27] | dec[28] | dec[35];

```
ALUC[2] = dec[4] | dec[5] | dec[6] | dec[7] | dec[10] | dec[11] | dec[12] | dec[13] | dec[14] | dec[15] | dec[19] 
c[20]|dec[21];
ALUC[1] = dec[0]|dec[2]|dec[6]|dec[7]|dec[8]|dec[9]|dec[10]|dec[13]|dec[17]|dec[21]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|dec[22]|
3 \| dec[24] \| dec[25] \| dec[26] \| dec[27] \| dec[53] \| dec[38] \| dec[39] \| dec[40] \| dec[41] \| dec[42];
ALUC[0] = dec[2]|dec[3]|dec[5]|dec[7]|dec[8]|dec[11]|dec[14]|dec[20]|dec[24]|dec[25]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]|dec[26]
53]|dec[35];
RF W=\sim(\text{dec}[16]|\text{dec}[23]|\text{dec}[24]|\text{dec}[25]|\text{dec}[29]|\text{dec}[51]|\text{dec}[41]|\text{dec}[42]);
RF CLK=clk;
DM R=dec[22]|dec[37]|dec[38]|dec[39]|dec[40];
DM W=dec[23]|dec[41]|dec[42];
DM CS=dec[22]|dec[23]|dec[37]|dec[38]|dec[39]|dec[40]|dec[41]|dec[42];
C ext16=\sim(dec[19]|dec[20]|dec[21]);
Lbu=dec[37];
Lhu=dec[38];
Lb=dec[39];
Lh=dec[40];
Sb=dec[41];
Sh=dec[42];
Sw=dec[23];
Lw=dec[22];
  四、
                                             模块建模
1. 顶层模块
module sccomp dataflow(
                      input clk_in,
                      input reset,
                      output [31:0]inst,//instruction from imem
                      output [31:0]pc,//program counter
                      output [31:0]addr
                      );
                      wire IM R;//imem read ->1
                      wire DM W;//dmem write ena -wena
                      wire DM R;//dmem read ena -rena
                      wire DM CS;//dram- dmem ena -ena
                      wire [31:0]rdata;//data read from dram
                      //wire [31:0]addr;//dmem write/read address
                      wire [31:0]wdata;//data write in dram
                      wire Lbu, Lb, Lhu, Lh, Sw, Lw, Sb, Sh;
                      cpu sccpu(
                      .clk(clk in),
```

.rst(reset),

```
IM R(IM R),
   .DM W(DM W),
   .DM_R(DM_R),
   .DM CS(DM CS),
   .rdata(rdata),
   .addr(addr),
   .wdata(wdata),
   .instr(inst),
   .pc(pc),
   .Lbu(Lbu),.Lhu(Lhu),.Lh(Lh),.Lb(Lb),.Sb(Sb),.Sh(Sh),.Sw(Sw),.Lw(Lw)
   dist mem gen 0 imem(//get instruction from instr mem -> IMEM
   .a(pc[12:2]),
   .spo(inst)
   );
   dram dmem(
   .clk(clk in),
   .ena(DM CS),
   .rena(DM R),
   .wena(DM_W),
   .addr(addr),
   .datain(wdata),
   .dataout(rdata),
   .Lbu(Lbu),.Lhu(Lhu),.Lh(Lh),.Lb(Lb),.Sb(Sb),.Sh(Sh),.Sw(Sw),.Lw(Lw)
   );
Endmodule
2. dram模块
module dram(
      input clk,
      input ena,// DM CS enable
      input wena,//DM W write enable
      inout rena,//DM R read enable
      input Lw,Sw,Sb,Lb,Lbu,Sh,Lh,Lhu,
      input [31:0] addr,
      input [31:0] datain,
      output reg[31:0] dataout
    );
  reg [31:0]mem[2047:0];
  wire [10:0]Addr=addr[10:0];
```

```
always @(*)begin
       if(ena&&rena)begin
          if(Lb) dataout = \{ \{24\{mem[Addr][7]\}\}, mem[Addr][7:0] \};
          if(Lbu)dataout \le \{24'b0,mem[Addr][7:0]\};
          if(Lw) dataout<=mem[Addr];</pre>
          if(Lh) dataout<={{16{mem[Addr][15]}},mem[Addr][15:0]};
          if(Lhu) dataout<={16'b0,mem[Addr][15:0]};
       end
       else
          dataout<=32'bx;
      end
    always@(posedge clk)begin
    if(ena)begin
        if(wena&&ena)begin
        if(Sw)mem[Addr]<=datain;
        if(Sb)mem[Addr][7:0] \le datain[7:0];
        if(Sh)mem[Addr][15:0]<=datain[15:0];
      end
    end
   end
endmodule
3. CPU模块
module cpu(
   input clk,
   input rst,
   input [31:0]instr,
   input [31:0]rdata,//data read from dram
   output IM_R,
   output DM W,
   output DM R,
   output DM CS,
   output [31:0]pc,
   output [31:0]addr,//dram write address
   output [31:0]wdata,
                          //data write in dram
   output Sw,
   output Lw,
   output Lbu,
   output Lhu,
   output Lh,
   output Lb,
   output Sh,
   output Sb
);
```

```
wire [31:0]D M1;
wire [31:0]D_M2;
wire [31:0]D M3;
wire [31:0]D M4;
wire [31:0]D M5;//rd
wire [4:0]D M6;//rdc <=rdc(instr[15:11])or rtc(instr[20:16])
wire [31:0]D M7;
wire [31:0]D M8;
wire [4:0]D M9;//instr[10:6] or rs[4:0]
wire [31:0] D ext16;//output of ext16
wire [31:0] D ext18;//output of ext18
wire [31:0] D ext5;//output of ext5
wire [31:0] D pc;//output of pc
wire [31:0] D npc;//output of npc
wire [31:0] D add8;//output of add8
wire [31:0] D add;//output of add
wire [31:0] D rs;
wire [31:0] D rt;
wire [31:0] D alu;//output of alu
wire [31:0] D_join;
wire [63:0] D mul;
wire [63:0] D multu;
wire add ov;
//cp0
wire [4:0]Rd;
wire [31:0]cp0 rdata;
wire [4:0]cause;
wire [31:0]exc addr;
//control instruction
wire M1;
wire M2;
wire M3;
wire M4;
wire M5;
wire M6;
wire M7;
wire M8;
wire M9;
wire PC CLK;
wire PC_ENA;
wire RF_CLK;
```

```
wire RF W;
   wire C ext16;
   wire [3:0]ALUC;
   wire Z;//zero
   wire C;//carry
   wire N;//negative
   wire O;//overflow
   wire [31:0]status;
   wire exc;
   wire eret;
   wire mtc0;
   wire mfc0;
   wire div busy;
   wire divu busy;
   wire [31:0] D divr;
    wire [31:0] D divr1;
   wire [31:0] D divq;
   wire [31:0] D divq1;
   wire [31:0] D divur;
   wire [31:0] D divur1;
   wire [31:0] D divug;
   wire [31:0] D_divuq1;
   assign PC ENA=1;
   assign pc=D pc;
                        //dram read/write address
   assign addr=D alu;
   assign wdata=D rt;
   //cp0
   assign Rd=instr[15:11];//control cp0 reg output mfc0 rt,rd (rt<-rd) [20:16]<-
[15:11];
   wire [63:0] dec;//decoded instruction
   reg [31:0] hi;
   reg [31:0] lo;
   wire [31:0]D hi;
   wire[31:0]D lo;
   wire [31:0] D clz;
   wire wena_hi=(dec[31]|dec[32]|dec[48]|dec[34]|dec[33])?1'b1:1'b0;
   wire wena lo=(dec[31]|dec[32]|dec[49]|dec[34]|dec[33])?1'b1:1'b0;
   wire[5:0]opt={dec[48],dec[49],dec[33],dec[34],dec[31],dec[32]};
   assign
                divu q=divu busy?32'bz:D divuq1;
   assign
                divu r=divu busy?32'bz:D divur1;
                div q=div busy?32'bz:D divq1;
   assign
                div r=div busy?32'bz:D divr1;
   assign
```

```
always@(*)begin
   case(opt)
   6'b100000:hi<=D rs;
   6'b010000:lo<=D rs;
   6'b001000: begin hi<=D mul[63:32];
                       lo \le D mul[31:0];end
                     hi<=D multu[63:32];
   6'b000100:begin
                       lo<=D multu[31:0]; end
   6'b000010: begin
                     hi<=D divr;
                        lo<=D divq; end
   6'b000001:begin
                     hi<=D divur;
                       lo<=D divuq;
                                      end
    endcase
   end
    instr decode cpu dec(//instruction decode module
         .instr(instr),
         .dec(dec)
    );
    cp0 cpu cp0(
         .clk(clk),.rst(rst),.mfc0(mfc0),.mtc0(mtc0),
         .pc(pc),.Rd(Rd),.wdata(D rt),.exception(exc),.eret(eret),.cause(cause),
         .rdata(cp0 rdata),.status(status),.exc addr(exc addr)
    );
    ctrl cpu ctrl(// control module
         .clk(clk),.rst(rst),.z(Z),.n(N),.dec(dec),.M1(M1),.M2(M2),.M3(M3),
         .M4(M4),.M5(M5),.M6(M6),.M7(M7),.M8(M8),.M9(M9),.PC CLK(PC C
LK),
         .IM R(IM R),.ALUC(ALUC),.RF CLK(RF CLK),.RF W(RF W),.DM
W(DM W),
         .DM R(DM R),.DM CS(DM CS),.C ext16(C ext16),
         .status(status),.exc(exc),.eret(eret),.mtc0(mtc0),.mfc0(mfc0),.cause(cause),
        .Lbu(Lbu),.Lhu(Lhu),.Lh(Lh),.Lb(Lb),.Sb(Sb),.Sh(Sh),.Sw(Sw),.Lw(Lw)
    );
    wire busy=divu busy|div busy?1'b1:1'b0;
    pereg cpu pc(
         .clk(clk),.rst(rst),
         .ena(PC ENA),.data in(D M1),.wena(!busy),
         .data out(D pc)
    );
    regfile cpu ref(
```

```
.clk(clk),.rst(rst),.ena(1'b1),.we(RF W),
         .raddr1(instr[25:21]),.raddr2(instr[20:16]),
         .waddr(D_M6),.wdata(D_M7),.rdata1(D_rs),.rdata2(D_rt)
    );
    alu
              cpu alu(
         .a(D M3),.b(D M4),.aluc(ALUC),
         .r(D alu),.zero(Z),.carry(C),.negative(N),.overflow(O)
    );
   WandR HILO cpu hi(
            .clk(clk),.rst(rst),.data in(hi),.data out(D hi),.wena(wena hi)
   );
   WandR HILO cpu lo(
            .clk(clk),.rst(rst),.data in(lo),.data out(D lo),.wena(wena lo)
   );
    ext5
              cpu ext5(
         .a(D M9),.b(D ext5)
    );
    ext16
             cpu ext16(
         .a(instr[15:0]),.b(D_ext16),.s_ext(C_ext16)
    );
    ext18
             cpu ext18(
         .a(instr[15:0]),.b(D_ext18)
    );
    mux32 4
                 cpu mux1(
         a(D M8), b(D M5), c(D rs), d(exc addr), opt({dec[45], exc, dec[36], M1}),
.e(D_M1)//
    );
               cpu mux2(
    mux32
         .a(D alu),.b(rdata),.opt(M2),.c(D M2)///
    );
    mux32 2
                 cpu mux3(
         .a(D ext5),.b(D rs),.opt({dec[31],dec[32],dec[36],dec[52],dec[33],dec[34],
M3}),.c(D_M3)//
    );
    mux32 3
                 cpu mux4(
         a(D \text{ rt}), b(D \text{ ext16}), opt(\{dec[31], dec[32], dec[33], dec[34], M4\}), c(D_M4)
    );
    mux32
               cpu mux5(
         .a(D_npc),.b(D_add),.opt(M5),.c(D_M5)//
    );
```

//

```
mux5 1
                cpu mux6(//dec[30]=M7 : jal
         .a(instr[15:11]),.b(instr[20:16]),
         .opt({dec[33],dec[36],dec[52],dec[46],dec[47],mfc0,M7,M6}),.c(D M6)
    );//rd
    mux32 1
                 cpu mux7(
         .a(D M2),.b(D add8),.c(cp0 rdata),.d(D hi),.e(D lo),.f(D clz),.g(D mul[3
1:0]),
         .opt({dec[33],dec[36],dec[52],dec[46],dec[47],mfc0,M7}),.h(D_M7)
    );
    mux32
               cpu mux8(
         .a(D join),.b(D rs),.opt(M8),.c(D M8)
    );
    mux5 2
                cpu mux9(
              .a(instr[10:6]),.b(D rs[4:0]),.opt(M9),.c(D M9)
    );
    add
              cpu add(
         .a(D_ext18),.b(D_npc),.c(D_add),.ov(add_ov)
    );
    add8
              cpu add8(
         .a(D pc),.c(D add8)
    );
    join instr cpu_join(
         .part1(D pc[31:28]),.part2(instr[25:0]),.r(D join)
    );
    npc
           cpu npc(
         .a(D pc),.rst(rst),.c(D npc)
    );
    MUL cpu mul(.clk(clk),.reset(rst),
    .a(D M3),.b(D M4),.z(D mul)
    );
    MULTU cpu multu(.clk(clk),.reset(rst),
    .a(D M3),.b(D M4),.z(D multu)
    );
    DIVU
              cpu divu(.dividend(D M3),.divisor(D M4),
    .start(dec[32]),.clk(clk),.reset(rst),
    .q(D divuq1),.r(D divur1),.busy(divu busy)
    );
    DIV
            cpu div(.dividend(D M3),.divisor(D M4),
    .start(dec[31]),.clk(clk),.reset(rst),
```

```
.q(D divq1),.r(D divr1),.busy(div busy)
    );
    clz cpu clz(.a(D M3),.opt(dec[52]),.b(D clz)
    );
endmodule
4. 读写HILO寄存器模块
module WandR HILO(
input clk,
input rst,
input wena,
input [31:0]data in,
output[31:0]data out
);
       [31:0]data;
reg
always @(posedge clk or posedge rst)
    if (rst)
         data <= 32'h00000000;
    else if (wena)
        data <= data in;
assign data out = data;
endmodule
5. 计算前导零模块CLZ
module clz(
    input [31:0]a,
    input opt,
    output [31:0] b
    );
  assign
               =a[31]==1?
                             32'h00000000:a[30]==1?
                                                       32'h00000001:a[29]==1?
          b
32'h00000002:a[28]==1? 32'h00000003:a[27]==1? 32'h00000004:
             a[26] == 1?
                           32'h00000005:a[25]==1?
                                                       32'h00000006:a[24]==1?
32'h00000007:a[23]==1? 32'h00000008:a[22]==1? 32'h00000009:
             a[21]==1?
                           32'h0000000a:a[20]==1?
                                                       32'h0000000b:a[19]==1?
32'h0000000c:a[18]==1? 32'h0000000d:a[17]==1? 32'h0000000e:
             a[16]==1?
                            32'h0000000f:a[15]==1?
                                                       32'h00000010:a[14]==1?
32'h00000011:a[13]==1? 32'h00000012:a[12]==1? 32'h00000013:
                            32'h00000014:a[10]==1?
                                                        32'h00000015:a[9]==1?
             a[11]==1?
32'h00000016:a[8]==1? 32'h00000017:a[7]==1? 32'h00000018:
             a[6] == 1?
                            32'h00000019:a[5]==1?
                                                        32'h0000001a:a[4]==1?
32'h0000001b:a[3]==1? 32'h0000001c:a[2]==1? 32'h0000001d:
             a[1]==1? 32'h0000001e:a[0]==1? 32'h0000001f:32'h00000020;
endmodule
```

```
6. CP0模块
```

```
module cp0(
    input clk,
    input rst,
    input mfc0,//mfc0 rt,rd (rt<-rd) [20:16]<-[15:11]
    input mtc0,
    input [31:0]pc,//异常发生时异常指令的 pc
    input [4:0]Rd,//控制 cp0 寄存器选择输出 //mfc0 rt,rd (rt<-rd) [20:16]<-[15:11]
    input [31:0]wdata,//写 cp0 数据,D rt
    input exception,//异常发生信号,在 cpu 中必须用 status 寄存器控制
    //exception=status[0]&status[3/2/1]&cause[4:0](=syscall or teq or break)
    input eret,//异常返回信号
    input [4:0]cause,//异常发生原因
    output[31:0]rdata,//读 cp0 寄存器数据=>cp0 out
    output[31:0]status,//异常发生, 改变后的 status 数据,做控制器[3:1]0 屏蔽中断,
1禁止屏蔽中断
    output reg [31:0]exc addr //返回异常发生时的 pc 地址=epc out
    );
    reg [31:0] cp0 reg [0:31]; //32 cp0 registers
    assign status = cp0 \text{ reg} [12];
    always @(posedge clk or posedge rst)begin
    if(rst)begin
             cp0 reg [0] \le 0;
             cp0 reg [1] <= 0;
             cp0 reg [2] \le 0;
             cp0\_reg[3] \le 0;
             cp0 reg [4] <= 0;
             cp0 reg [5] \le 0;
             cp0 reg [6] <= 0;
             cp0 reg [7] \le 0;
             cp0 reg [8] \le 0;
             cp0 reg [9] \le 0;
```

```
cp0\_reg[10] \le 0;
              cp0 reg [11] \le 0;
              cp0\_reg[12] \le 0;
              cp0 reg [13] \le 0;
              cp0 reg [14] \le 0;
              cp0 reg [15] \le 0;
              cp0_reg[16] \le 0;
              cp0_reg[17] \le 0;
              cp0 reg [18] \le 0;
              cp0 reg [19] \le 0;
              cp0 reg [20] \le 0;
              cp0 reg [21] \le 0;
              cp0 reg [22] \le 0;
              cp0 reg [23] \le 0;
              cp0 reg [24] \le 0;
              cp0 reg [25] \le 0;
              cp0_reg[26] \le 0;
              cp0\_reg[27] \le 0;
              cp0 reg [28] \le 0;
              cp0 reg [29] \le 0;
              cp0 reg [30] \le 0;
              cp0\_reg[31] \le 0;
    end
    else begin
    if(mtc0)begin
       cp0_reg [Rd] <= wdata;
    end
    else if(exception)begin
                           pc; //epc;
        cp0 reg [14] <=
        exc addr<=32'h00400004;
        cp0_reg [13] <={24'b0,cause,2'b0}; //cause
    end
    else if(eret)begin//处在异常并且返回时
        exc_addr <=cp0_reg [14];
    end
  end
  assign rdata = mfc0? cp0 reg [Rd]:32'hz;
endmodule
```

7. 控制器模块

module ctrl(

```
input clk,
                input rst,
                input [63:0]dec,
                input z,//zero
                input n,//neg
                output M1,
                output M2,
                output M3,
                output M4,
                output M5,
                output M6,
                output M7,
                output M8,
                output M9,
                output PC CLK,
                output IM R,//imem(ram1) read
                output [3:0]ALUC,
                output RF CLK,
                output RF W,//regfile write
                output DM W,//dmem(ram2)
                output DM R,//dmem read
                output DM_CS,//dmem ena
                output C ext16,
                //cp0
                input [31:0]status,
                output mtc0,
                output mfc0,
                output eret,
                output exc,
                output [4:0]cause,
              output Lbu,
              output Lhu,
              output Lb,
              output Lh,
              output Sb,
              output Sh,
              output Sw,
              output Lw
                    );
PC CLK=clk;
IM R=1;
M1 = (dec[29]|dec[30]|dec[16]|dec[36]|dec[45]|exc|dec[43]|dec[44]|dec[53]);
M2=dec[22]|dec[37]|dec[38]|dec[39]|dec[40];
M3 = (dec[10]|dec[11]|dec[12]|dec[13]|dec[14]|dec[15]|dec[31]|dec[32]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33]|dec[33
```

```
4]|dec[52]|dec[36]);
M4=dec[17]|dec[18]|dec[19]|dec[20]|dec[21]|dec[22]|dec[23]|dec[26]|dec[27]|dec[28]|
dec[37]|dec[38]|dec[39]|dec[40]|dec[41]|dec[42];
M5=(dec[24]\&z)|(dec[25]\&\sim z)|(dec[35]\&\sim n);
M6 = dec[17]|dec[18]|dec[19]|dec[20]|dec[21]|dec[22]|dec[23]|dec[26]|dec[27]|dec[28]|
dec[37]|dec[38]|dec[39]|dec[40]|dec[41]|dec[42];
M7 = dec[30];
M8 = dec[16]; //\sim (dec[29]|dec[30])
M9 = dec[13]|dec[14]|dec[15];
ALUC[3]=dec[8]|dec[9]|dec[10]|dec[11]|dec[12]|dec[13]|dec[14]|dec[15]|dec[26]|dec[
27]|dec[28]|dec[35];
ALUC[2]=dec[4]|dec[5]|dec[6]|dec[7]|dec[10]|dec[11]|dec[12]|dec[13]|dec[14]|dec[15]|dec[15]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|dec[16]|
]|dec[19]|dec[20]|dec[21];
ALUC[1] = dec[0]|dec[2]|dec[6]|dec[7]|dec[8]|dec[9]|dec[10]|dec[13]|dec[17]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|dec[21]|
ec[22]|dec[23]|dec[24]|dec[25]|dec[26]|dec[27]|dec[53]|dec[37]|dec[38]|dec[39]|dec[4
0]|dec[41]|dec[42];
ALUC[0]=dec[2]|dec[3]|dec[5]|dec[7]|dec[8]|dec[11]|dec[14]|dec[20]|dec[24]|dec[25]|
dec[26]|dec[53]|dec[35];
F \ W = \sim (dec[16]|dec[23]|dec[24]|dec[25]|dec[29]|dec[51]|dec[41]|dec[42]);
F CLK=clk;
M R=dec[22]|dec[37]|dec[38]|dec[39]|dec[40];
M W=dec[23]|dec[41]|dec[42];
M CS=dec[22]|dec[23]|dec[37]|dec[38]|dec[39]|dec[40]|dec[41]|dec[42];
C_{ext16} = (dec[19]|dec[20]|dec[21]);
Lbu=dec[37];
Lhu=dec[38];
Lb=dec[39];
Lh=dec[40];
Sb=dec[41];
Sh=dec[42];
Sw=dec[23];
Lw=dec[22];
//cp0 ctrl
parameter Break=5'b01001;
parameter Syscall=5'b01000;
parameter Teq=5'b01101;
assign cause = dec[43]?Break:(dec[44]?Syscall:(dec[53]?Teq:5'b00000));
                      assign eret=dec[45];
                      assign mfc0=dec[50];
```

```
assign mtc0=dec[51];
     assign
exc=(status[0]\&\&((status[3]\&\&cause==Teq\&\&dec[53]\&z))|(status[1]\&\&cause==Sys)|
call)||(status[2]&&cause==Break)))?1'b1:1'b0; //1 表示中断允许, 0 表示中断禁止
endmodule
8. 译码器模块
'define ADD 12'b000000100000
'define ADDU 12'b000000100001
'define SUB 12'b000000100010
'define SUBU 12'b000000100011
'define AND 12'b000000100100
'define OR
             12'b000000100101
'define XOR 12'b000000100110
'define NOR
            12'b000000100111
'define SLT 12'b000000101010
'define SLTU 12'b000000101011
'define SLL 12'b0000000000000
'define SRL
            12'b0000000000010
'define SRA 12'b000000000011
'define SLLV 12'b000000000100
'define SRLV 12'b000000000110
'define SRAV 12'b000000000111
'define JR
            12'b00000001000
'define ADDI 12'b001000??????
'define ADDIU 12'b001001??????
'define ANDI 12'b001100??????
'define ORI 12'b001101??????
'define XORI 12'b001110??????
'define LW
             12'b100011??????
'define SW
             12'b101011??????
'define BEO 12'b000100??????
'define BNE 12'b000101??????
'define SLTI 12'b001010??????
'define SLTIU 12'b001011??????
'define LUI 12'b001111??????
'define J
            12'b000010??????
'define JAL
            12'b000011??????
```

'define DIV

12'b000000011010

'define DIVU 12'b000000011011

```
'define MUL
              12'b011100000010
'define MULTU 12'b000000011001
'define BGEZ 12'b000001??????
'define JALR
             12'b000000001001
'define LBU
              12'b100100??????
'define LHU
              12'b100101??????
'define LB
             12'b100000??????
'define LH
             12'b100001??????
'define SB
             12'b101000??????
'define SH
             12'b101001??????
'define BREAK 12'b000000001101
'define SYSCALL 12'b000000001100
'define ERET
             12'b010000011000
'define MFHI
             12'b000000010000
'define MFLO 12'b000000010010
'define MTHI 12'b000000010001
'define MTLO
              12'b000000010011
'define MFC0 12'b010000000000
'define MTC0
              12'b010000100000
'define CLZ
              12'b011100100000
'define TEQ
              12'b000000110100
module instr decode(
    input [31:0]instr,
    output reg [63:0] dec
  );
always @(*)begin
    if(instr[31:26]!=6'b010000)
     casez ({instr[31:26],instr[5:0]})
        `ADD:dec<=64'h00000000_00000001;
        `ADDU:dec<=64'h00000000 00000002;
        `SUB:dec<=64'h00000000 00000004;
        `SUBU:dec<=64'h00000000 00000008;
        `AND:dec<=64'h00000000 00000010;
        'OR:dec<=64'h00000000 00000020;
        'XOR:dec<=64'h00000000 00000040;
        'NOR:dec<=64'h00000000 00000080;
        `SLT:dec<=64'h00000000 00000100;
        `SLTU:dec<=64'h00000000 00000200;
        `SLL:dec<=64'h00000000 00000400;
```

```
`SRL:dec<=64'h00000000 00000800;
 `SRA:dec<=64'h00000000 00001000;
 `SLLV:dec<=64'h00000000 00002000;
 `SRLV:dec<=64'h00000000 00004000;
 `SRAV:dec<=64'h00000000 00008000;
 `JR:dec<=64'h00000000 00010000;
 `ADDI:dec<=64'h00000000 00020000;
 `ADDIU:dec<=64'h00000000 00040000;
 `ANDI:dec<=64'h00000000_00080000;
 'ORI:dec<=64'h00000000 00100000;
 `XORI:dec<=64'h00000000 00200000;
 `LW:dec<=64'h00000000 00400000;
 `SW:dec<=64'h00000000 00800000;
 'BEQ:dec<=64'h00000000 01000000;
 `BNE:dec<=64'h00000000 02000000;
 `SLTI:dec<=64'h00000000 04000000;
 `SLTIU:dec<=64'h00000000 08000000;
 `LUI:dec<=64'h00000000 10000000;
 'J:dec<=64'h00000000 20000000;
 `JAL:dec<=64'h00000000 40000000;
 `DIV:dec<=64'h00000000 80000000;
 `DIVU:dec<=64'h00000001 00000000;
 'MUL:dec<=64'h00000002 00000000;
`MULTU:dec<=64'h00000004 00000000;
'BGEZ:dec<=64'h00000008 00000000;
`JALR:dec<=64'h00000010 00000000;
`LBU:dec<=64'h00000020 00000000;
`LHU:dec<=64'h00000040 00000000;
`LB:dec<=64'h00000080 00000000;
`LH:dec<=64'h00000100 00000000;
`SB:dec<=64'h00000200 00000000;
`SH:dec<=64'h00000400 00000000;
`BREAK:dec<=64'h00000800 00000000;
`SYSCALL:dec<=64'h00001000 00000000;
'MFHI:dec<=64'h00004000 00000000;
```

```
'MFLO:dec<=64'h00008000 00000000;
        `MTHI:dec<=64'h00010000 00000000;
        `MTLO:dec<=64'h00020000 00000000;
        `CLZ:dec<=64'h00100000 000000000;
        `TEQ:dec<=64'h00200000 000000000;
         default:dec<=64'bx;
        endcase
     else begin
         if({instr[31:26],instr[5:0]}==`ERET)
            dec<=64'h00002000 000000000;
         else
         casez({instr[31:26],instr[23],instr[4:0]})
         'MFC0:dec<=64'h00040000 000000000;
        'MTC0:dec<=64'h00080000 00000000;
          default:dec<=64'bx;
         endcase
     end
   end
endmodule
9. PC寄存器模块
module pcreg(
    input clk,
    input rst,
    input ena,
    input wena,
    input [31:0]data_in,
    output[31:0]data out
    );
    reg [31:0]data;
    always @(negedge clk or posedge rst)
         if (rst)
             data <= 32'h00400000;
         else if (ena & wena)
             data <= data in;
    assign data out = data;
endmodule
10. Regfile模块
module regfile(
 input clk,
 input rst,
 input ena,
```

```
input we,
 input [4:0] raddr1,
 input [4:0] raddr2,
 input [4:0] waddr,
 input [31:0] wdata,
 output wire [31:0] rdata1,
 output wire [31:0] rdata2
);
reg [31:0]array reg[31:0];
assign rdata1 = ena?array reg[raddr1]:32'bz;
assign rdata2 = ena?array reg[raddr2]:32'bz;
     always @(negedge clk or posedge rst)
         begin
         if (rst) begin
         array reg[0] \le 32'h0;
         array reg[1] \le 32'h0;
         array reg[2] \le 32'h0;
          array_reg[3] \le 32'h0;
         array reg[4] \le 32'h0;
         array reg[5] \le 32'h0;
         array_reg[6] \le 32'h0;
         array reg[7] \le 32'h0;
         array reg[8] \le 32'h0;
         array reg[9] \le 32'h0;
         array reg[10] \le 32'h0;
         array reg[11] \le 32'h0;
         array reg[12] \le 32'h0;
         array reg[13] \le 32'h0;
         array reg[14] \le 32'h0;
         array_reg[15] <= 32'h0;
         array reg[16] \le 32'h0;
         array reg[17] \le 32'h0;
         array_reg[18] \le 32'h0;
         array reg[19] \le 32'h0;
         array reg[20] \le 32'h0;
          array reg[21] \le 32'h0;
         array reg[22] \le 32'h0;
         array reg[23] \le 32'h0;
         array reg[24] \le 32'h0;
         array reg[25] \le 32'h0;
         array reg[26] \le 32'h0;
         array_reg[27] \le 32'h0;
          array reg[28] \le 32'h0;
```

```
array_reg[29] \le 32'h0;
         array reg[30] \le 32'h0;
         array_reg[31] \le 32'h0;
         end
         else if ((ena&we) &&(waddr != 0))
              array reg[waddr] <= wdata;
    end
endmodule
11. ALU模块
module alu(
    input [31:0] a,
    input [31:0] b,
    input [3:0] aluc,
    output [31:0] r,
    output zero,
    output carry,
    output negative,
    output overflow
    );
                                            //r=a+b unsigned
    parameter Addu
                               4'b0000;
                                            //r=a+b signed
    parameter Add
                               4'b0010;
                        =
                                            //r=a-b unsigned
    parameter Subu
                              4'b0001;
                                            //r=a-b signed
    parameter Sub
                        =
                              4'b0011;
    parameter And
                              4'b0100;
                                            //r=a\&b
                        =
    parameter Or
                              4'b0101;
                                            //r=a|b
                        =
                                           //r=a^b
    parameter Xor
                              4'b0110;
    parameter Nor
                        =
                              4'b0111;
                                           //r = \sim (a|b)
    parameter Lui
                              4'b1000;
                                           //r = \{b[15:0], 16'b0\}
                      =
    parameter Bgez
                              4'b1001;
                                            //r=a;
                                           //r = (a-b < 0)?1:0 \text{ signed}
    parameter Slt
                       =
                             4'b1011;
    parameter Sltu
                             4'b1010;
                                           //r = (a-b < 0)?1:0 unsigned
                       =
                                           //r = b >>> a
    parameter Sra
                              4'b1100;
                             4'b1110;
                                          //r=b << a
    parameter Sll
                       =
    parameter Srl
                             4'b1101;
                                           //r=b>>a
                                           //r=b<<a
    parameter Slr
                             4'b1111;
    parameter bits=31;
    parameter ENABLE=1,DISABLE=0;
    reg signed [32:0] result;
    reg [33:0] sresult;
    wire signed [31:0] sa=a,sb=b;
```

```
always@(*)begin
     case(aluc)
          Addu: begin
               result=a+b;
               sresult = {sa[31],sa} + {sb[31],sb};
          end
          Subu: begin
               result=a-b;
               sresult = {sa[31],sa} - {sb[31],sb};
          end
          Add: begin
               result=sa+sb;
          end
          Sub: begin
               result=sa-sb;
          end
          Sra: begin
               if(a==0) \{result[31:0], result[32]\} = \{b,1'b0\};
               else \{result[31:0], result[32]\} = sb >>> (a-1);
          end
          Srl: begin
               if(a==0) \{result[31:0], result[32]\} = \{b,1'b0\};
               else \{result[31:0], result[32]\}=b>>(a-1);
          end
          Sll,Slr: begin
               result=b<<a;
          end
          And: begin
               result=a&b;
          end
          Or: begin
               result=a|b;
          end
          Xor: begin
               result=a^b;
          end
          Nor: begin
               result=\sim(a|b);
          end
          Sltu: begin
               result=a<b?1:0;
          end
          Slt: begin
```

```
result=sa<sb?1:0;
              end
              Lui: result = \{b[15:0], 16'b0\};
              Bgez: result = a;
         endcase
     end
     assign r=result[31:0];
     assign
                                             carry
(aluc==Addu|aluc==Subu|aluc==Sltu|aluc==Sra|aluc==Srl|aluc==Sll)?result[32]:1'bz;
     assign zero=(r==32'b0)?1:0;
     assign negative=result[31];
     assign overflow=(aluc==Add|aluc==Sub)?(sresult[32]^sresult[33]):1'bz;
endmodule
12. 乘法器模块
module MUL(
    input clk,
    input reset,
    input
             [31:0] a,//rs
    input
             [31:0] b,//rt
    output [63:0] z
);
    reg [31:0]a1;
         [31:0]b1;
    reg
           [63:0] temp;
     reg
           [63:0] s0;
    reg
           [63:0] s1;
     reg
           [63:0] s2;
    reg
           [63:0] s3;
    reg
    reg
           [63:0] s4;
    reg
           [63:0] s5;
           [63:0] s6;
    reg
           [63:0] s7;
    reg
           [63:0] s8;
    reg
           [63:0] s9;
    reg
           [63:0] s10;
    reg
           [63:0] s11;
    reg
           [63:0] s12;
    reg
           [63:0] s13;
    reg
           [63:0] s14;
    reg
           [63:0] s15;
    reg
           [63:0] s16;
    reg
           [63:0] s17;
    reg
```

```
[63:0] s18;
reg
      [63:0] s19;
reg
reg
      [63:0] s20;
      [63:0] s21;
reg
      [63:0] s22;
reg
      [63:0] s23;
reg
      [63:0] s24;
reg
      [63:0] s25;
reg
      [63:0] s26;
reg
      [63:0] s27;
reg
       [63:0] s28;
reg
      [63:0] s29;
reg
      [63:0] s30;
reg
      [63:0] s31;
reg
      [63:0] add01;
reg
      [63:0] add23;
reg
      [63:0] add45;
reg
      [63:0] add67;
reg
      [63:0] add89;
reg
      [63:0] add1011;
reg
reg
      [63:0] add1213;
reg
      [63:0] add1415;
       [63:0] add1617;
reg
      [63:0] add1819;
reg
      [63:0] add2021;
reg
      [63:0] add2223;
reg
      [63:0] add2425;
reg
      [63:0] add2627;
reg
      [63:0] add2829;
reg
      [63:0] add3031;
reg
      [63:0] add01_23;
reg
      [63:0] add45_67;
reg
       [63:0] add89 1011;
reg
      [63:0] add1213_1415;
reg
      [63:0] add1617 1819;
reg
      [63:0] add2021_2223;
reg
       [63:0] add2425_2627;
reg
      [63:0] add2829_3031;
reg
       [63:0] add0t3 4t7;
reg
      [63:0] add8t11_12t15;
reg
      [63:0] add16t19_20t23;
reg
```

```
[63:0] add24t27_28t31;
reg
       [63:0] add0t7_8t15;
reg
       [63:0] add16t23 24t31;
reg
reg
       sign;
integer i;
always@(*)
begin
if(reset)begin
 temp<=0;
 s0 <= 0;
 s1 <= 0;
 s2 <= 0;
 s3 <= 0;
 s4 <= 0;
 s5<=0;
 s6 <= 0;
 s7 <= 0;
 s8<=0;
 s9 <= 0;
 s10 <= 0;
 s11 <= 0;
 s12 <= 0;
 s13 <= 0;
 s14 <= 0;
 s15 <= 0;
 s16 <= 0;
 s17 <= 0;
 s18 <= 0;
 s19 <= 0;
 s20 <= 0;
 s21<=0;
 s22 <= 0;
 s23 <= 0;
 s24 <= 0;
 s25 <= 0;
 s26<=0;
 s27 <= 0;
 s28 <= 0;
 s29 <= 0;
 s30 <= 0;
 s31 <= 0;
```

add01<=0;

```
add23 \le 0;
add45 <= 0;
add67 <= 0;
add89<=0;
add1011<=0;
add1213<=0;
add1415<=0;
add1617<=0;
add1819<=0;
add2021<=0;
add2223<=0;
add2425<=0;
add2627<=0;
add2829<=0;
add3031<=0;
add01 23<=0;
add45 67<=0;
add89 1011<=0;
add1213 1415<=0;
add1617 1819<=0;
add2021 2223<=0;
add2425_2627<=0;
add2829_3031<=0;
add0t3 4t7<=0;
add8t11 12t15<=0;
add16t19 20t23<=0;
add24t27_28t31<=0;
add0t7 8t15<=0;
add16t23 24t31<=0;
end
else begin
 sign \le a[31]^b[31];
 if(a[31]==1'b0)
   a1<=a;
 else
     a1 = \sim a + 1'b1;
 if(b[31]==1'b0)
   b1<=b;
  else
   b1 <= -b+1'b1;
for(i=1;i \le 32;i=i+1)begin
 s0=b1[0]?{32'b0,a1}:64'b0;
```

```
s1=b1[1]?{31'b0,a1,1'b0}:64'b0;
s2=b1[2]?{30'b0,a1,2'b0}:64'b0;
s3=b1[3]?{29'b0,a1,3'b0}:64'b0;
s4=b1[4]?{28'b0,a1,4'b0}:64'b0;
s5=b1[5]?{27'b0,a1,5'b0}:64'b0;
s6=b1[6]?{26'b0,a1,6'b0}:64'b0;
s7=b1[7]?{25'b0,a1,7'b0}:64'b0;
s8=b1[8]?{24'b0,a1,8'b0}:64'b0;
s9=b1[9]?{23'b0,a1,9'b0}:64'b0;
s10=b1[10]?{22'b0,a1,10'b0}:64'b0;
s11=b1[11]?{21'b0,a1,11'b0}:64'b0;
s12<=b1[12]?{20'b0,a1,12'b0}:64'b0;
s13<=b1[13]?{19'b0,a1,13'b0}:64'b0;
s14 \le b1[14]? \{18'b0,a1,14'b0\}:64'b0;
s15<=b1[15]?{17'b0,a1,15'b0}:64'b0;
s16<=b1[16]?{16'b0,a1,16'b0}:64'b0;
s17<=b1[17]?{15'b0,a1,17'b0}:64'b0;
s18<=b1[18]?{14'b0,a1,18'b0}:64'b0;
s19<=b1[19]?{13'b0,a1,19'b0}:64'b0;
s20<=b1[20]?{12'b0,a1,20'b0}:64'b0;
s21 \le b1[21]?\{11'b0,a1,21'b0\}:64'b0;
s22<=b1[22]?{10'b0,a1,22'b0}:64'b0;
s23<=b1[23]?{9'b0,a1,23'b0}:64'b0;
s24<=b1[24]?{8'b0,a1,24'b0}:64'b0;
s25<=b1[25]?{7'b0,a1,25'b0}:64'b0;
s26<=b1[26]?{6'b0,a1,26'b0}:64'b0;
s27<=b1[27]?{5'b0,a1,27'b0}:64'b0;
s28<=b1[28]?{4'b0,a1,28'b0}:64'b0;
s29<=b1[29]?{3'b0,a1,29'b0}:64'b0;
s30 \le b1[30]? \{2'b0,a1,30'b0\}:64'b0;
s31 \le b1[31]?\{1'b0,a1,31'b0\}:64'b0;
add01 \le s0 + s1;
add23 \le s3 + s2;
add45 <= s4 + s5;
add67 \le s6 + s7;
add89 \le s8 + s9;
add1011<=s10+s11;
add1213<=s12+s13;
add1415<=s14+s15;
add1617<=s16+s17;
add1819<=s18+s19;
add2021<=s20+s21;
add2223<=s22+s23;
add2425<=s24+s25;
```

```
add2627<=s26+s27;
     add2829<=s28+s29;
     add3031 \le s30 + s31;
     add01 23<=add01+add23;
     add45 67<=add45+add67;
     add89 1011<=add89+add1011;
     add1213 1415<=add1213+add1415;
     add1617_1819<=add1617+add1819;
     add2021 2223<=add2021+add2223;
     add2425 2627<=add2425+add2627;
     add2829 3031<=add2829+add3031;
     add0t3 4t7<=add01 23+add45 67;
     add8t11 12t15<=add89 1011+add1213 1415;
     add16t19 20t23<=add1617 1819+add2021 2223;
     add24t27 28t31<=add2425 2627+add2829 3031;
     add0t7 8t15<=add0t3 4t7+add8t11 12t15;
     add16t23 24t31<=add16t19 20t23+add24t27 28t31;
     if(sign==1'b1)
     temp \le -(add0t7 8t15 + add16t23 24t31) + 1'b1;
     temp<=add0t7 8t15+add16t23 24t31;
     end
     end
    end
    assign z=temp;
endmodule
module MULTU(
    input clk,
    input reset,
    input [31:0] a,
    input [31:0] b,
    output [63:0] z
);
    reg [63:0] temp;
    reg [63:0] s0;
    reg [63:0] s1;
    reg [63:0] s2;
    reg [63:0] s3;
```

- reg [63:0] s4;
- reg [63:0] s5;
- reg [63:0] s6;
- reg [63:0] s7;
- reg [63:0] s8;
- reg [63:0] s9;
- reg [63:0] s10;
- reg [63:0] s11;
- reg [63:0] s12;
- reg [63:0] s13;
- reg [63:0] s14;
- reg [63:0] s15;
- [62.0] 515,
- reg [63:0] s16;
- reg [63:0] s17;
- reg [63:0] s18;
- reg [63:0] s19;
- reg [63:0] s20;
- reg [63:0] s21;
- reg [63:0] s22;
- reg [63:0] s23;
- reg [63:0] s24;
- 10g [03.0] 324,
- reg [63:0] s25; reg [63:0] s26;
- 108 [03.0] 020,
- reg [63:0] s27;
- reg [63:0] s28;
- reg [63:0] s29;
- reg [63:0] s30;
- reg [63:0] s31;
- reg [63:0] add01;
- reg [63:0] add23;
- reg [63:0] add45;
- reg [63:0] add67;
- reg [63:0] add89;
- reg [63:0] add1011;
- reg [63:0] add1213;
- reg [63:0] add1415;
- reg [63:0] add1617;
- reg [63:0] add1819;
- reg [05:0] add 1015,
- reg [63:0] add2021;
- reg [63:0] add2223;
- reg [63:0] add2425;
- reg [63:0] add2627;
- reg [63:0] add2829;
- reg [63:0] add3031;

```
reg [63:0] add01_23;
reg [63:0] add45 67;
reg [63:0] add89_1011;
reg [63:0] add1213 1415;
reg [63:0] add1617_1819;
reg [63:0] add2021 2223;
reg [63:0] add2425_2627;
reg [63:0] add2829_3031;
reg [63:0] add0t3 4t7;
reg [63:0] add8t11 12t15;
reg [63:0] add16t19 20t23;
reg [63:0] add24t27_28t31;
reg [63:0] add0t7 8t15;
reg [63:0] add16t23_24t31;
always@(posedge clk or negedge reset)
begin
if(reset)begin
 temp \le 0;
 s0 <= 0;
 s1 <= 0;
 s2 <= 0;
 s3 <= 0;
 s4 <= 0;
 s5<=0;
 s6 <= 0;
 s7 <= 0;
 s8 <= 0;
 s9 <= 0;
 s10 <= 0;
 s11 <= 0;
 s12 <= 0;
 s13 <= 0;
 s14 <= 0;
 s15 <= 0;
 s16 <= 0;
 s17 <= 0;
 s18 <= 0;
 s19 <= 0;
 s20 <= 0;
 s21 <= 0;
 s22 <= 0;
 s23 <= 0;
 s24 <= 0;
 s25 <= 0;
```

```
s26 \le 0;
s27 <= 0;
s28 <= 0;
s29 <= 0;
s30 <= 0;
s31 <= 0;
add01 \le 0;
add23 <= 0;
add45 \le 0;
add67 <= 0;
add89<=0;
add1011<=0;
add1213<=0;
add1415<=0;
add1617<=0;
add1819<=0;
add2021<=0;
add2223<=0;
add2425<=0;
add2627<=0;
add2829<=0;
add3031<=0;
add01 23<=0;
add45 67<=0;
add89 1011<=0;
add1213 1415<=0;
add1617 1819<=0;
add2021 2223<=0;
add2425_2627<=0;
add2829 3031<=0;
add0t3 4t7<=0;
add8t11 12t15<=0;
add16t19 20t23<=0;
add24t27_28t31<=0;
add0t7 8t15<=0;
add16t23 24t31<=0;
end
else begin
s0 \le b[0]? \{32'b0,a\}:64'b0;
s1 \le b[1]? \{31'b0,a,1'b0\}:64'b0;
s2 \le b[2]? (30'b0,a,2'b0):64'b0;
s3 \le b[3]? \{29'b0,a,3'b0\}:64'b0;
s4<=b[4]?{28'b0,a,4'b0}:64'b0;
s5<=b[5]?{27'b0,a,5'b0}:64'b0;
```

```
s6<=b[6]?{26'b0,a,6'b0}:64'b0;
s7 \le b[7]? \{25b0,a,7b0\}:64b0;
s8 \le b[8]? \{24'b0,a,8'b0\}:64'b0;
s9 \le b[9]? \{23'b0,a,9'b0\}:64'b0;
s10 \le b[10]? \{22'b0,a,10'b0\}:64'b0;
s11 \le b[11]? \{21'b0,a,11'b0\}:64'b0;
s12 \le b[12]? \{20'b0,a,12'b0\}:64'b0;
s13 \le b[13]? \{19'b0,a,13'b0\}:64'b0;
s14 \le b[14]? \{18'b0,a,14'b0\}:64'b0;
s15 \le b[15]? \{17'b0,a,15'b0\}:64'b0;
s16 \le b[16]? \{16'b0,a,16'b0\}:64'b0;
s17 \le b[17]? \{15b0,a,17b0\}:64b0;
s18 \le b[18]? \{14'b0,a,18'b0\}:64'b0;
s19 \le b[19]? \{13'b0,a,19'b0\}:64'b0;
s20 \le b[20]? \{12'b0,a,20'b0\}:64'b0;
s21 \le b[21]? \{11'b0,a,21'b0\}:64'b0;
s22 \le b[22]? \{10'b0,a,22'b0\}:64'b0;
s23<=b[23]?{9'b0,a,23'b0}:64'b0;
s24 \le b[24]? \{8'b0,a,24'b0\}:64'b0;
s25 \le b[25]? \{7'b0,a,25'b0\}:64'b0;
s26 \le b[26]?\{6'b0,a,26'b0\}:64'b0;
s27<=b[27]?{5'b0,a,27'b0}:64'b0;
s28 \le b[28]? \{4'b0,a,28'b0\}:64'b0;
s29<=b[29]?{3'b0,a,29'b0}:64'b0;
s30 \le b[30]? \{2'b0,a,30'b0\}:64'b0;
s31 \le b[31]?\{1'b0,a,31'b0\}:64'b0;
 add01 \le s0 + s1;
add23 \le s3 + s2;
add45 <= s4 + s5;
add67 \le s6 + s7;
add89 <= s8 + s9;
add1011<=s10+s11;
add1213<=s12+s13;
add1415<=s14+s15;
add1617<=s16+s17;
add1819<=s18+s19;
add2021<=s20+s21;
add2223<=s22+s23;
add2425<=s24+s25;
add2627<=s26+s27;
add2829<=s28+s29;
add3031<=s30+s31;
add01 23<=add01+add23;
add45 67<=add45+add67;
```

```
add89 1011<=add89+add1011;
     add1213 1415<=add1213+add1415;
     add1617 1819<=add1617+add1819;
     add2021 2223<=add2021+add2223;
     add2425 2627<=add2425+add2627;
     add2829 3031<=add2829+add3031;
     add0t3 4t7<=add01 23+add45 67;
     add8t11 12t15<=add89 1011+add1213 1415;
     add16t19 20t23<=add1617 1819+add2021 2223;
     add24t27 28t31<=add2425 2627+add2829 3031;
     add0t7 8t15<=add0t3 4t7+add8t11 12t15;
     add16t23_24t31<=add16t19_20t23+add24t27_28t31;
     temp<=add0t7 8t15+add16t23 24t31;
     end
   end
   assign z=temp;
endmodule
13. 除法器模块
module DIVU(
    input [31:0] dividend,
    input [31:0] divisor,
    input start,
    input clk,
    input reset,
    output [31:0] q,
    output [31:0] r,
    output reg busy
    );
    reg [4:0]count;
    reg [31:0] reg q;
    reg [31:0] reg_r;
    reg [31:0] reg b;
    reg r sign;
    wire [32:0] sub add = r sign?({reg r,q[31]} + {1'b0,reg b}):({reg r,q[31]} -
{1'b0,reg b});//加、减法器
    assign r = r sign? reg r + reg b : reg r;
    assign q = reg q;
    always @ (negedge clk or posedge reset)begin
    if (reset == 1) begin //重置
    count <=5'b0;
```

```
busy \leq 0;
    end
    else begin
    if (start&&(!busy)) begin //开始除法运算,初始化
    reg r \le 32'b0;
    r_sign \le 0;
    reg_q <= dividend;</pre>
    reg b <= divisor;
    count \leq 5'b0;
    busy <= 1'b1;
    end else if (busy)
    begin //循环操作
    reg_r <= sub_add[31:0]; //部分余数
    r_sign <= sub_add[32]; //如果为负,下次相加
    reg_q \le \{reg_q[30:0], \sim sub_add[32]\};
    count <= count +5'b1; //计数器加一
    if (count == 5'b11111) busy <= 0; //结束除法运算
    end
    end
    end
endmodule
module DIV(
  input [31:0]dividend,
  input [31:0] divisor,
  input start,
  input clk,
  input reset,
  output [31:0]q,
  output [31:0]r,
  output reg busy
  );
  reg [4:0]count;
  reg [31:0]reg q;
  reg [31:0]reg r;
  reg [31:0]reg_b;
  reg q_sign;
```

```
reg r_sign;
  reg a sign;
  wire
           [32:0]sub_add=r_sign?{reg_r,reg_q[31]}+{1'b0,reg_b}:{reg_r,reg_q[31]}-
{1'b0,reg b};
  assign r=a sign?(-(r sign?reg r+reg b:reg r)):(r sign?reg r+reg b:reg r);
  assign q=q sign?-reg q:reg q;
  always@(negedge clk or posedge reset)
  begin
  if(reset)
  begin count<=0;busy<=0;end
  else if(start&&(!busy))begin
  count<=0;reg q<=dividend[31]?-dividend:dividend;
  reg r\leq=0;
  reg b<=divisor[31]?-divisor:divisor;
  r sign<=0;busy<=1'b1;
  q sign<=dividend[31]^divisor[31];
  a sign<=dividend[31];
  end
  else if(busy)begin
  reg r\leq=sub add[31:0];
  r sign\leq=sub add[32];
  reg_q = \{reg_q[30:0], \sim sub_add[32]\};
  count<=count+1;
  if(count==31)busy<=0;
  end
  end
  endmodule
14. 其他模块
module ext5#(parameter WIDTH =5)(
   input [WIDTH - 1:0] a,
   output [31:0] b
   assign b = \{\{(32\text{-WIDTH})\{1'b0\}\},a\};
endmodule
module ext16#(parameter WIDTH =16)(
   input [WIDTH - 1:0] a,
   input s ext,
   output [31:0] b
   assign b=s ext?{ { (32-WIDTH){a[WIDTH-1]}},a}:{16'b0,a};
endmodule
```

```
module ext18#(parameter WIDTH =18)(
   input [15:0] a,
   output [31:0] b
   );
   assign b = \{\{(32\text{-WIDTH})\{a[15]\}\}, a, 2'b00\};
endmodule
module mux32(//deselect 32bits data
     input [31:0]a,
    input [31:0]b,
    input opt,
     output reg[31:0]c
    always @(*) begin
    case(opt)
     1'b0:c<=a;
     1'b1:c<=b;
     endcase
     end
endmodule
module mux32_1(//deselect 32bits data
     input [31:0]a,
    input [31:0]b,
     input [31:0]c,
     input [31:0]d,//hi
     input [31:0]e,//lo
     input [31:0]f,
    input [31:0]g,
     input [6:0]opt,
     output reg[31:0]h
     );
    always@(*)begin
     case(opt)
     7'b0000000:h<=a;
     7'b0000001,7'b0100000:h<=b;
     7'b0000010:h<=c;
     7'b0001000:h<=d;
     7'b0000100:h<=e;
     7'b0010000:h<=f;
     7'b1000000:h<=g;
     endcase
  end
endmodule
```


```
module mux32 2(//deselect 32bits data
     input [31:0]a,
     input [31:0]b,
    input [6:0]opt,
    output reg[31:0]c
     );
    always @(*) begin
    case(opt)
     7'b0000000:c<=a;
     7'b0000001, 7'b0000010, 7'b0000100, 7'b0001000, 7'b00010000, 7'b00100000, 7'b10000000, 7'b01000000: c <= b;
     endcase
     end
endmodule
module mux32 3(//deselect 32bits data
     input [31:0]a,
    input [31:0]b,
    input [4:0]opt,
    output reg[31:0]c
    always @(*) begin
    case(opt)
     5'b00000,5'b00100,5'b00010,5'b10000,5'b01000:c<=a;
     5'b00001:c<=b;
     endcase
     end
endmodule
module mux32 4(//deselect 32bits data
    input [31:0]a,
    input [31:0]b,
    input [31:0]c,
     input [31:0]d,
    input [3:0]opt,
    output reg[31:0]e
    always @(*) begin
     case(opt)
    4'b0000:e<=a;
     4'b0001:e<=b;
    4'b0010:e<=c;
     4'b1000,4'b0100:e<=d;
     endcase
```

```
end
endmodule
module mux5 1(//de-select 5bits address
    input [4:0]a,
    input [4:0]b,
    input [7:0]opt,
    output reg[4:0]c
    );
    always @(*)begin
    case (opt)
8'b00000001,8'b00000100:c<=b;//rt
       8'b00000010,8'b00000011:c<=5'b11111;//store address in 31th reg
    endcase
    end
endmodule
module mux5_2(//de-select 5bits address
    input [4:0]a,
    input [4:0]b,
    input opt,
    output reg[4:0]c
    );
    always @(*)begin
    case (opt)
       1'b0:c<=a;
       1'b1:c<=b;
    endcase
    end
endmodule
module npc(
   input [31:0]a,
   input rst,
   output [31:0]c
);
   assign c=(rst)?a:a+4;
endmodule
module join instr(
   input [3:0]part1,
   input [25:0]part2,
```

```
output [31:0]r
);
   assign r={part1,part2,2'b0};
endmodule
module add8(
     input [31:0]a,
     output [31:0]c
);
assign c=a+32'd4;
endmodule
module add(
     input [31:0]a,
     input [31:0]b,
     output [31:0]c,
     output ov
);
assign c=a+b;
assign ov=(a[31]==b[31]&&c[31]!=b[31])?1:0;
endmodule
```

五、实验结果截图

1. 前仿真结果截图



2. 后仿真结果截图



3. 下板结果截图

