

MICROELECTRONIC CIRCUITS

ASSIGNMENT - 2

GROUP - 162

SET - 3

Dhairya Arora
2019 A3PS0227P

Krishang Saharia
2019 A3PS0310P

2019A3PS0227P

2019A3PS0310P

Question 1

CSA Amplifier

Required Specifications

- (i) Voltage Gain = $70 \pm 5\%$ dB
- (ii) 3dB frequency = $60\text{K} \pm 5\%$ rad/s
- (iii) Power Dissipation = $2 \pm 5\%$ mW

Question 2

Emitter follower

Required Specifications


- (i) Current Gain = $85 \pm 5\%$ dB
- (ii) 3dB frequency = $60\text{K} \pm 5\%$ rad/s
- (iii) Power Dissipation = $2 \pm 5\%$ mW

Q1

0227P
0310P

CIRCUIT

$V_{dd} = 3.3V$



DC operating point

$$V_g = 1.617V = V_{g_2} = V_{g_5} = V_{g_7}$$

$$V_1 = 1.116V = V_{g_4}$$

$$V_2 = 1.089V = V_{g_6}$$

$$V_{out} = 1.566V$$

$$V_{g_1} = 1.11445V$$

$$I_2 = 190.45mA$$

~~$$I_1 = 190.015mA$$~~

$$I_3 = 181.9mA$$

CIRCUIT DESCRIPTION

The circuit designed is most common design for a Common Source Amplifier. One current mirror arm ~~and~~ to get perfect / or desired bias in the Amplifier MosFET. Three stages have been cascaded for the purpose of increment of gain, which was quite high, around 70dB.

All MOSFETS work in saturation region as clear through the DC operating point. The load capacitor's value is increased to a high value to get desired band width.

Also some (2) capacitors (C_{gd}) were added before 2 stages for the improvement in phase plot of the Amplifier.

The calculations, results, $\frac{W}{L}$ values are shown. Also changes made and extra additions to circuit are also listed towards end.

Power consumption $\approx 2\text{mW}$ (acc. to spec)

$$\text{So } 3.3 \times I_{\text{Total}} = 2\text{mW}$$

$$\Rightarrow 3.3 \times (50\mu + I_1 + I_2 + I_3) = 2\text{mW}$$

$$\Rightarrow I_1 + I_2 + I_3 = 556.06\text{mA}$$

so if we take them all equal

$$\text{we get } I_1 = I_2 = I_3 = 185.35\text{mA}$$

Now for first ^(amplifier) arm

V_{SG} is same as V_{SG} of pmos (M_1) in Reference arm.

and V_D of $M_2 = V_{DS}$ of M_1

and $V_{DS}(M_1) > V_{DS_{M_1}} - V_t$

$$V_{DS} > 1.114 - 0.67$$

$$\Rightarrow V_D > 0.44\text{V}$$

$$\Rightarrow V_{SP} < 2.856\text{V}$$

$$\therefore \text{also } V_{SD} > V_{SG} - 0.9214$$

$$\text{(Crossed out)} \text{ OR } V_D < V_{G(\text{PMos})} + 0.9214$$

0227P
0310P

for M₇ arm

$$50 = \frac{1}{2} K_p \left(\frac{\omega}{L}\right)_7 V_{ov}^2 (1 + \lambda V_{sp})$$

$$100 = K_p \left(\frac{\omega}{L}\right)_7 V_{ov}^2 (1 + \lambda V_{sp}) \quad -(1)$$

for (M₂, M₁ arm) (1st amp arm)

$$185.35 = \frac{K_p}{2} \left(\frac{\omega}{L}\right)_2 V_{ov}^2 (1 + \lambda V_{sp}) \quad -(2)$$

[V_{ov} is same for both]
as V_G is same

Taking $\lambda \approx 0$

we get (Divide) (2) by (1)

$$3.7 = \frac{\left(\frac{\omega}{L}\right)_2}{\left(\frac{\omega}{L}\right)_7}$$

Taking $\left(\frac{\omega}{L}\right)_7 \approx 5$

$$\text{So } \left(\frac{\omega}{L}\right)_2 = 18.5$$

$\Rightarrow \left(\frac{\omega}{L}\right)_1 \approx 18.5$ only to allow current I_p to flow

0227P
0310P

Similarly for the other amplifier arms

$$\left(\frac{W}{L}\right)_{M_5} = \left(\frac{W}{L}\right)_{M_7} = 18.5$$

$$\left(\frac{W}{L}\right)_{M_4} = \left(\frac{W}{L}\right)_{M_6} = 18.5$$

TABLE of $\frac{W}{L}$ calculations

vs Simulation $\left(\frac{W}{L}\right)$.

MosFET	Hand Calc.	Simulation
M ₁	18.5	15
M ₂	18.5	15
M ₃	5	5
M ₄	18.5	15
M ₅	18.5	15
M ₆	18.5	15
M ₇	18.5	15

SpecificationsSPECIFICATIONS
AND RESULTS TABLE

Specs	Required	Simulation
1. Voltage Gain	66.5 - 73.5 dB	71.95 dB
2. 3dB Bandwidth	9.07 - 10.026 kHz	9.77 kHz
3. Power Dissipation	1.9 - 2.1 mW	1.97 mW
4. Output Swing	2.64 V (Catlett)	2.66 V
5. Phase margin	atleast 45°	176.25°
6. Power rails	3.3V & gnd	3.3V & gnd
7. Current Source	50mA (1)	50mA (1)
8. ICMR	0.66 - 2.64 V	1.112 - 1.116 V
9. Gain margin		59.08 dB
10.	Rin	38.06 MΩ
11.	Rout	60 kΩ

EXTRA CHANGES DONE

1. Load (C_2) we increased to 670 pF from 1 pF to reduce to 3dB bandwidth to required (desired value).
2. C_1 and C_3 were added in model for phase plot. ~~and pole/zero plot was made~~
~~it was~~, Since C_{gd} plays an imp. role in poles/zeros and Amplitude/Phase plots, They made the phase more clearer and real. It was coming positive (the whole phase plot) without C_1 & C_3 .


SPICE NETLIST

0227P
0310P


M1 1 Vin 0 0 NMOS l=600n w=9u
M2 Vdd Vg 1 Vdd PMOS l=600n w=9u
M3 Vdd Vg Vg Vdd PMOS l=600n w=3u
I1 Vg 0 50u
V1 Vdd 0 3.3
V2 Vin 0 Sine(1.11445 650u 10K) AC 650u
M4 2 1 0 0 NMOS l=600n w=9u
M5 Vdd Vg 2 Vdd PMOS l=600n w=9u
M6 out 2 0 0 NMOS l=600n w=9u
M7 Vdd Vg out Vdd PMOS l=600n w=9u
C2 out 0 670p
C1 2 out 1p
C3 1 2 5p

- model NMOS NMOS
- model PMOS PMOS
- op
- ac dec 100 1 1 G
- dc V2 0 5 0.000001
- tran 1m
- backanno
- end

91



VOLTAGE TRANSFER CHARACTERISTICS.




FREQUENCY RESPONSE

MAG - 68.76 dB

SL

V_{out}/V_{in}


Freq - 9.772 Hz



Question 2

227P
310P

Circuit



DC operating point

$$V_{in} = 2.5\text{V}$$

$$I_b = 2.76 \times 10^{-2} \text{ mA}$$

$$I_1 = 50\text{mA}$$

$$I_2 = 530.519\text{mA}$$

$$I_3 = 532.704\text{mA}$$

$$V_{out} = 1.34665\text{V}$$

$$V_4 = 1.99386\text{V}$$

$$V_1 = 1.2\text{V}$$

CIRCUIT DESCRIPTION

The topology used here is MOSFET current mirror to get desired current in the arm of emitter follower. The emitter follower has been chosen as Darlington pair because of high current gain.

Calculations of $\frac{W}{L}$ of both MosFETs is shown and the Table 7 specifications required and specifications achieved is also drawn. Along with the Tradeoffs and changes done to the circuit are mentioned.

$$I_1 = 50 \text{ mA}$$

$$I_1 = \frac{K_n}{2} \left(\frac{W}{L}\right)_2 V_{DS}^2 (1 + \lambda V_{DS})$$

$$I_3 = \frac{K_n}{2} \left(\frac{W}{L}\right)_1 V_{DS}^2 (1 + \lambda V_{DS_2})$$

Supposing λ to be very small

$$\text{we get } \frac{I_1}{I_3} = \frac{\left(\frac{W}{L}\right)_2}{\left(\frac{W}{L}\right)_1}$$

Now using power consumption constraint

$$\text{we get } I_3 = 556.06 \text{ mA}$$

$$\Rightarrow \frac{\left(\frac{W}{L}\right)_2}{\left(\frac{W}{L}\right)_1} = \frac{50}{556.06}$$

$$\text{so } \left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 \times \frac{556.06}{50}$$

$$\left(\frac{W}{L}\right)_1 = 11.12 \left(\frac{W}{L}\right)_2$$

$$\text{Take } \left(\frac{W}{L}\right)_2 = 5 \quad \text{so } \left(\frac{W}{L}\right)_1 = 55.6$$

0227P
0310P

	Spice Values of $\left(\frac{w}{l}\right)$	Calculated Values
M ₁	28.33	55.6
M ₂	5	5

SPECIFICATIONS TABLE

	Spec	Required	Achieved(Sim)
1.	Current Gain	80.75 - 89.25 dB	86.67 dB
2.	Power Gndump	1.9 - 2.1 mW	1.923 mW
3.	3dB Bandwidth	9K - 10KHz	9.77 KHz
4.	Phase margin	45°	≈ 180°
5.	Gain margin		55 dB
6.	ICMR	0.60 - 2.64V	0.8 - 3.3V
7.	Output swing	2.64V	[0.2V]*
8.	Iref	50 MA	50 MA
9.	Voltage rail	3.3V - gnd	3.3V - gnd
10.	R _{in}		25 MΩ
11.	R _{out}		20 kΩ 20 kΩ

TRADE-OFFS AND SOME CHANGES

- 1- ~~Since~~ The capacitor value required to be 1pF. That is changed to a considerably high value, i.e. 180nF to achieve the desired 3dB band width.


Now changing capacitor value posed a Trade off :- The output voltage swing reduced considerably from around 2.6V (as it was in case when $C_{load} = 1\text{pF}$) to 0.2V.


- ⇒ Since we had to chose ~~between~~ 1 bw & 2 of the specifications we decided to go for the 3dB bandwidth and increased the capacitor value to 180nF.
- ⇒ Had we gone for 1pF capacitance at load, then 3dB BW come out to be in Megahertz which is much much higher than 10KHz. But in that case our output swing would be just fine.


SPICE NETLIST

0227P
0310P

Vdd 3 0 3.3
Q2 3 4 out 0 BC107B
C2 out 0 180n
Q1 3 2 4 0 BC107B
Vin in 0 SINE (2.5 1.4 10K) AC 1.4
I1 3 1 50μ
M1 out 1 0 0 NMOS L=600n w=17μ
M2 1 1 0 0 NMOS L=600n w=3μ
R1 in 2 40K
.model NPN NPN
.model PNP PNP
;dc Vin 0 3.3 0.01
;ac dec 100 1 1G
;op
;tran 1m
.model BC107B NPN C(---)
.model NMOS NMOS C(---)
.backanno
.end.







frequency.

