

DHANRAJ Y

Electronics & Communication Engineering | VLSI • RTL Design • FPGA • Embedded Systems

☎ +916360720262 ✉ dhanrajbharat6@gmail.com 📧 dhanraj-y 📧 dhanraj18-art 📧 Dhanraj18-art 📍 Bengaluru, India

PROFESSIONAL SUMMARY

Electronics and Communication Engineering undergraduate with a CGPA of 7.82/10, focused on VLSI, RTL Design, FPGA Design and Digital Systems. Hands-on experience in designing and implementing 32-bit and 64-bit pipelined RISC processors using **Verilog HDL**, along with exposure to RTL verification, synthesis concepts, timing analysis and ASIC design flow. Completed industry-oriented VLSI/SoC training with Maven Silicon and gained additional experience in embedded systems and hardware-software integration. Interested in entry-level opportunities in RTL Design, VLSI/ASIC Design, FPGA Development, SoC Design and Verification Engineering.

WORK EXPERIENCES

VLSI SoC Design Intern | Internship

Jun 2026 - Jul 2026

Maven Silicon

Bengaluru

- Completed industry-oriented VLSI/SoC training across **5+ core areas**, including RTL Design, Verilog HDL, Digital Design, Computer Architecture, and ASIC Design Flow.
- Gained hands-on exposure to **6+ technical areas**, including FPGA flow, synthesis, RTL verification, timing analysis, CMOS VLSI, and SoC methodologies.

Technologies / Skills Used : Verilog HDL, FPGA, ASIC Design

VLSI Intern | Internship

Feb 2026 - May 2026

EduTantr

- Developed and interfaced **3+ embedded hardware modules**, working with microcontrollers, sensors, peripherals, and communication interfaces.
- Supported embedded application development, testing, and documentation across **5+ technical tasks**, improving hands-on debugging and validation skills.
- Integrated hardware and firmware components, completing **10+ interface/debugging tests** across embedded peripherals and communication modules.

Technologies / Skills Used : Icarus Verilog, Proteus

PROJECTS

64-Bit RISC Processor | Github

Developer

- Designed and implemented a **pipelined 64-bit RISC processor** using **Verilog HDL**.
- Applied concepts of **RTL design**, processor architecture and pipelined execution.

Technologies / Tools Used : Verilog HDL, vivado

Vidyut Rakshaka – IoT Smart Grid Protection System

Developer

- Developed an **ESP32-based intelligent grid protection system**.
- Applied embedded-system and IoT concepts for monitoring and protection applications.

Technologies / Tools Used : ESP32, ANN

Smart Attendance Management System

Developer

- Developed an **ESP32-based wireless attendance management system**.
- Applied embedded hardware and wireless communication concepts to automate attendance management.

Technologies / Tools Used : ESP32, supabase

VTU Result App

Developer

- Developed a **VTU Results PWA** for quick semester-wise result access and academic performance tracking.
- Implemented **3+ core features**, including SGPA/CGPA calculation, subject marks & credits management, and local data storage.

Technologies / Tools Used : vscode, HTML

SKILLS

Programming Languages :

Verilog HDL, C, C++, Python

Tools & Platforms :

Xilinx Vivado, Intel Quartus Prime, ModelSim, GTKWave, Icarus Verilog, Arduino IDE

EDUCATIONS

Bangalore Technological Institute | Bengaluru

2027

Bachelor of Engineering

CGPA : 7.82/10

- Bachelor of Engineering – Electronics & Communication Engineering, Bangalore Technological Institute, CGPA: 7.82/10