High-Performance Parallelization Workflow of Pigeonhole Sort

End-to-End Architectural Pipeline across Multi-Core CPU, Distributed Cluster, and Many-Core GPU




Fig. 1. Architectural workflow of the parallelized Pigeonhole Sort framework. Input data is dynamically profiled and partitioned across Sequential CPU, OpenMP multi-core, distributed Zero-Merge MPI, and NVIDIA CUDA many-core GPU engines.