

DIGITAL DESIGN AND COMPUTER ORGANIZATION

Binary Multipliers and Magnitude Comparator

Team DDCO Department of Computer Science and Engineering

DIGITAL DESIGN AND COMPUTER ORGANIZATION



Binary Multipliers and Magnitude Comparator

Department of Computer Science and Engineering



Combinational logic Binary Multipliers



- ☐ Multiplication of binary numbers is performed in the same way as multiplication of decimal numbers.
- The multiplicand is multiplied by each bit of the multiplier, starting from the least significant bit. Each such multiplication forms a partial product. Successive partial products are shifted one position to the left.
- ☐ The final product is obtained from the sum of the partial products.

M. Morris Mano, Michael D. Ciletti, *Digital Design: Wi an Introduction to the Verilog HDL*, 5th ed., Prentice Hall, 2012, Section 4.7

Binary Multipliers



ct 1
ct 2
ct 3
ct 4
ct


Binary Multipliers



Two-bit by two-bit binary multiplier.

$$\begin{array}{ccc}
B_1 & B_0 \\
A_1 & A_0 \\
\hline
A_0B_1 & A_0B_0
\end{array}$$

$$\begin{array}{cccc} A_1B_1 & A_1B_0 \\ \hline P_3 & P_2 & P_1 & P_0 \end{array}$$




Binary Multipliers



Consider the multiplication of two 2-bit numbers

- The multiplicand bits are B1 and B0, the multiplier bits are A1 and A0, and the product is C3C2C1C0.
- ☐ The first partial product is formed by multiplying B1B0 by A0.
- The multiplication of two bits such as A0 and B0 produces a 1 if both bits are 1; otherwise, it produces a 0. This is identical to an AND operation. Therefore, the partial product can be implemented with AND gates as shown in the diagram.


	B_1	B_0
	A_1	A_0
	A_0B_1	A_0B_0
A_1B_1	A_1B_0	
C_2	C_1	C_0




Binary Multipliers



- The second partial product is formed by **multiplying** B1B0 by A1 and shifting one position to the left.
 - The **two partial products** are added with two **half-adder (HA) circuits**. Usually, there are more bits in the partial products and it is necessary to use full adders to produce the sum of the partial products.
- Note that the least significant bit of the product does not have to go through an adder, since it is formed by the output of the first AND gate.





Combinational logic Binary Multipliers




- ☐ A combinational circuit binary multiplier with more bits can be constructed in a similar fashion.
- A bit of the multiplier is ANDed with each bit of the multiplicand in as many levels as there are bits in the multiplier.
- ☐ The binary output in each level of AND gates is added with the partial product of the previous level to form a new partial product. The last level produces the product.
- \square For J multiplier bits and K multiplicand bits, we **need J** * **KAND gates** and
- \Box (J-1) K-bit adders to produce a product of (J+K) bits.

Binary Multipliers- 1011 X 001



Four-bit by three-bit binary multiplier.

- Consider a multiplier circuit that multiplies a binary number represented by four bits by a number represented by three bits.
- \Box Let the multiplicand be represented by B3B2B1B0 and the multiplier by A2A1A0.
- Since K = 4 and J = 3, we need 12 AND gates and two 4-bit adders to produce a product of seven bits



Magnitude Comparators



- A magnitude comparator is a combinational circuit that compares two numbers A and B and determines their relative magnitudes. The outcome of the comparison is specified by three binary variables that indicate whether A > B, A = B, or A < B.
- On the one hand, the circuit for comparing two n -bit numbers has 2^{2n} entries in the truth table and becomes too cumbersome, even with n = 3
- Consider two numbers, A and B, with four digits each. Write the coefficients of the numbers in descending order of significance:

$$A = A3 \ A2 \ A1 \ A0$$

$$B = B3 \ B2 \ B1 \ B0$$

☐ The two numbers are equal if all pairs of significant digits are equal:

$$\Box$$
 A3 = B3, A2 = B2, A1 = B1, and A0 = B0.

M. Morris Mano, Michael D. Ciletti, *Digital Design: With an Introduction to the Verilog HDL*, 5th ed., Prentice Hall, 2012, Section 4.8


Magnitude Comparators



When the numbers are binary, the digits are either 1 or 0, and the equality of each pair of bits can be expressed logically with an exclusive-NOR function as

$$x_i = A_i B_i + A_i B_i$$
 for $i = 0, 1, 2, 3$

where $x_i = 1$ only if the pair of bits in position *i* are equal (i.e., if both are 1 or both are 0).



Magnitude Comparators




1-bit Comparator


Truth Table


Α	В	A = B	A > B	A < B
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

Output =
$$\overline{A} B + AB$$



2 bit comparator





A 1	Αo	B1	Во	A > B	A < B	A = B
0	0	0	0	0	0	1
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	0	0
0	1	0	1	0	0	1
0	1	1	0	0	1	0
0	1	1	1	0	1	0
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	0	1	1	0	1	0
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	0	1

Magnitude Comparators



4 Bit Comparator




FIGURE 4.17 Four-bit magnitude comparator



A = A₃ A₂ A₁ A₀

B = B₃ B₂ B₁ B₀

A > B

OR

If A₃ = B₃ and A₂ > B₂

OR

If A₃ = B₃ and A₂ = B₂ and A₁ > B₁

OR

If A₃ = B₃ and A₂ = B₂ and A₁ = B₁ and A₀ > B₀

(A > B) = A₃ B₃ + (A₃
$$\odot$$
 B₃) A₂ B₂ + (A₃ \odot B₃) (A₂ \odot B₂) A₁ B₁ +

(A₃ \odot B₃) (A₂ \odot B₂) (A₁ \odot B₁) A₀ B₀



$$(A < B) = A_3'B_3 + x_3A_2'B_2 + x_3x_2A_1'B_1' + x_3x_2x_1A'n_0B_0'$$

$$A = A_{3} A_{2} A_{1} A_{0} \qquad B = B_{3} B_{2} B_{1} B_{0}$$

$$A < B \qquad A_{3} < B_{3}$$

$$OR$$

$$If A_{3} = B_{3} \text{ and } A_{2} < B_{2}$$

$$OR$$


$$If A_{3} = B_{3} \text{ and } A_{2} = B_{2} \text{ and } A_{1} < B_{1}$$

$$OR$$

$$If A_{3} = B_{3} \text{ and } A_{2} = B_{2} \text{ and } A_{1} = B_{1} \text{ and } A_{0} < B_{0}$$

$$(A < B) = \overline{A_{3}} B_{3} + (A_{3} \odot B_{3}) \overline{A_{2}} B_{2} + (A_{3} \odot B_{3}) (A_{2} \odot B_{2}) \overline{A_{1}} B_{1} + (A_{3} \odot B_{3}) (A_{2} \odot B_{2}) (A_{1} \odot B_{1}) \overline{A_{0}} B_{0}$$

Magnitude Comparator






Magnitude Comparators



Four-bit Magnitude Comparator



Combinational logic Magnitude Comparators



☐ For equality to exist, all *xi* variables must be equal to 1, a condition that dictates an AND operation of all variables:

$$(A = B) = x3x2x1x0$$

- The *binary* variable (A = B) is equal to 1 only if all pairs of digits of the two numbers are equal.
- \square To determine whether A is greater or less than B, we inspect the relative magnitudes of pairs of significant digits, starting from the most significant position.
- ☐ If the two digits of a pair are equal, we compare the next lower significant pair of digits.
- The comparison continues until a pair of unequal digits is reached. If the corresponding digit of A is 1 and that of B is 0, we conclude that A > B.
- \square If the corresponding digit of A is 0 and that of B is 1, we have A < B.

Magnitude Comparators



The sequential comparison can be expressed logically by the two Boolean functions

$$(A > B) = A_3B_3' + x_3A_2B_2' + x_3x_2A_1B_1' + x_3x_2x_1A_0B_0'$$

$$(A < B) = A_3'B_3 + x_3A_2'B_2 + x_3x_2A_1'B_1' + x_3x_2x_1A'n_0B_0'$$

- The symbols (A > B) and (A < B) are binary output variables that are equal to 1 when A > B and A < B, respectively.
- ☐ The unequal outputs can use the same gates that are needed to generate the equal output
- \Box The four x outputs are generated with exclusive-NOR circuits and are applied to an AND gate to give the output binary variable (A = B).
- \Box The other two outputs use the x variables to generate the Boolean functions listed previously. This is a multilevel implementation and has a regular pattern.

Think about it



A 4-bit by 4-bit binary multiplier is implemented using AND gates and adders. How many AND gates are required?

A. 16

B. 8

C. 32

D. 64

For comparing two 4-bit numbers A and B, a combinational circuit gives three outputs A > B, A = B, and A < B. If each bit comparison uses XNOR and AND/OR logic, how many XNOR gates are needed?

A. 4

B. 3

C. 2

D. 1

Think about it



A 4-bit by 4-bit binary multiplier is implemented using AND gates and adders. How many AND gates are required?

A. 16

B. 8

C. 32

D. 64

Answer: A. 16

Explanation: $4 \times 4 = 16$ partial products via AND gates.

For comparing two 4-bit numbers A and B, a combinational circuit gives three outputs A > B, A = B, and A < B. If each bit comparison uses XNOR and AND/OR logic, how many XNOR gates are needed?

A. 4

B. 3

C. 2

D. 1

Answer: A. 4

Explanation: Each bit position requires 1 XNOR gate to check equality.

Think about it



Describe a real-world application where a magnitude comparator is essential. Explain how the comparator's outputs are used in decision-making.

Combinational logic Think about it



Describe a real-world application where a magnitude comparator is essential. Explain how the comparator's outputs are used in decision-making.

Ans: Digital Thermostat in an Air Conditioning (AC) System

A digital thermostat constantly monitors the room temperature and compares it with the desired set temperature. A magnitude comparator is used to perform this comparison.

A: Current room temperature (in binary)

B: Desired set temperature (in binary)



Think about it



Comparator Outputs:

A > B → Room is warmer than desired

A = B → Room is at **desired temperature**

A < B → Room is **colder** than desired

Comparator Output	System Decision
A > B	Turn ON cooling (AC compressor starts)
A = B	Maintain current state (system remains idle)
A < B	Turn OFF cooling or turn ON heating (if available)

Combinational logic Think about it



Other Examples Where Comparators Are Used:

Speed regulators in vehicles (comparing set vs. actual speed)

Digital counters (checking if max value is reached)

Elevator control systems (comparing current floor with target floor)

Battery chargers (comparing voltage levels)





THANK YOU

Team DDCO

Department of Computer Science