

# Digital Design and Computer Organisation Laboratory

## 3rd Semester, Academic Year 2025

Date:07-08-2025

Name: Dharani S	SRN: PES2UG24CS157	Section : c
-----------------	-----------------------	----------------

Week Number: 1

TITLE: Basic Logic Gates.

### 1. OR gate:

## Verilog Code:

```

module or_test;
    reg a, b; wire y;
    or_gate meow(y,a,b);
    initial
        begin
            #0 a=0;b=0;
            #5 a=0;b=1;
            #10 a=1;b=0;
            #15 a=1;b=1;
        end

    initial
        begin
            $monitor($time, "a=%b, b=%b, y=%b", a ,b
,y);
        end


    initial
        begin
            $dumpfile ("or_test.vcd");
            $dumpvars (0, or_test);
        end
endmodule

```

Vvp o/p:

```
PS C:\Users\anu29\DDCO_lab\week1\OR> vvp test1
VCD info: dumpfile or_test.vcd opened for output.
      0a=0, b=0, y=0
      5a=0, b=1, y=1
     15a=1, b=0, y=1
     30a=1, b=1, y=1
```

Gtkwave:



## 2. XOR

### Verilog code

```
module xor_test;
    reg a, b; wire y;
    xor_gate meow(y,a,b);
    initial
    begin
        #0 a=0;b=0;
        #5 a=0;b=1;
        #10 a=1;b=0;
        #15 a=1;b=1;
    end

    initial
    begin
        $monitor($time, "a=%b, b=%b, y=%b", a ,b
,y);
    end


    initial
    begin
        $dumpfile ("xor_test.vcd");
        $dumpvars (0, xor_test);
    end
endmodule

~
~
test_bench.v 1,1 All design.v
```

### Vvp o/p

```
PS C:\Users\anu29\DDCO_lab\week1\XOR> vvp test1
VCD info: dumpfile xor_test.vcd opened for output.
      0a=0, b=0, y=0
      5a=0, b=1, y=1
     15a=1, b=0, y=1
     30a=1, b=1, y=0
```

Gtkwave:



### 3. NOR

Verilog code:

```
module nor_test;
    reg a, b; wire y;
    nor_gate meow(y,a,b);
    initial
    begin
        #0 a=0;b=0;
        #5 a=0;b=1;
        #10 a=1;b=0;
        #15 a=1;b=1;
    end

    initial
    begin
        $monitor($time, "a=%b, b=%b, y=%b", a ,b
,y);
    end

    initial
    begin
        $dumpfile ("nor_test.vcd");
        $dumpvars (0, nor_test);
    end
endmodule


/*NOR Gate */
module nor_gate(y,a,b);
input a,b;
output y;
assign y= !(a | b);
endmodule

test_bench.v 1,1 All design.v
```

Vvp o/p:

```
PS C:\Users\anu29\DDCO_lab\week1\NOR> vvp test1
VCD info: dumpfile nor_test.vcd opened for output.
      0a=0, b=0, y=1
      5a=0, b=1, y=0
     15a=1, b=0, y=0
     30a=1, b=1, y=0
```


Gtk wave:



#### 4. NOT

Verilog code:





## 5. NAND

Iverilog code:

```

module nand_test;
    reg a, b; wire y;
    nand_gate meow(y,a,b);
    initial
    begin
        #0 a=0;b=0;
        #5 a=0;b=1;
        #10 a=1;b=0;
        #15 a=1;b=1;
    end

    initial
    begin
        $monitor($time, "a=%b, b=%b, y=%b", a ,b
,y);
    end

    initial
    begin
        $dumpfile ("nand_test.vcd");
        $dumpvars (0, nand_test);
    end
endmodule

test_bench.v 1,1 All design.v

```

Vvp o/p:

```
VCD info: dumpfile nand_test.vcd opened for output.  
      0a=0, b=0, y=1  
      5a=0, b=1, y=1  
     15a=1, b=0, y=1  
     30a=1, b=1, y=0
```

Gtkwave:

