

Design and Verification of 12-bit SAR ADC with Non-Binary Multiple-LSB-Redundant and Non-Integer-and-Split-Capacitor DAC

Dharma Anargya Jowandy – Personal Project Proposal
Supervised by: Dhanurangga Al Fadh, S.T.

Project Background

This personal project was initiated as a result of participating in the Chipathon 2025 contest. The proposal for the analog track focuses on an 8-bit SAR ADC design. As a second-year undergraduate Electrical Engineering student from ITB, Indonesia, with no prior IC design experience, I was unable to continue because the demanding pace of the competition design stage was too fast. Nevertheless, I am eager to complete the design as a personal project on my own timeline. In carrying it out, I'm fortunate to be supervised by a senior who is now pursuing a master's degree at KAIST and has experience in the mixed-signal field.


Objectives

Proposed Design Specifications




Parameter	Value
Resolution (bit)	12
Technology (nm)	180
Supply Voltage (V)	5
Sampling Rate (MS/s)	1
DNL (LSB)	0,54
INL (LSB)	0,89
ENOB (Bit) @Nyquist	11,25
Power Cons. (μ W)	44,78
Area (mm^2)	0,367
Unit Cap. (fF)	20
Total Cap. (pF)	10,24
FoM (fJ/conv.-step)	18,39
FoM (dB)	169,99

- The main goal of this project is to design a 12-bit SAR ADC architecture, covering the ideal circuit simulation, transistor-level circuit implementation & simulation, and layout design.
- Design performance itself is taken from the work of [Kuo et al. \(2017\)](#) as a reference.
- The focused design stage will be implemented using an open-source toolchain, such as gf180mcuD PDK, Ngspice, Magic, and Klayout.


Block Diagram (Top Level)




SAR ADC System-Level Model Setup




System-Level Model: SAR ADC DC Testbench



System-Level Model: SAR ADC DC Testbench



System-Level Model: SAR ADC AC Testbench



Timeline

Month	Phase	Description
Sep-25	System & Behavioural Modelling	<ul style="list-style-type: none">• 12-bit SAR ADC system level modelling• AC & DC testbench• Define the high-level architecture
Oct-25 & Nov-25	Capacitor DAC & Reference	<ul style="list-style-type: none">• Define the capacitor array architecture• Design and add the reference buffer
Dec-25	Comparator & S/H Design	<ul style="list-style-type: none">• Design the comparator• Design the sample-and-hold (S/H) circuit
Jan-26	Full ADC Integration	<ul style="list-style-type: none">• Integrate the comparator, S/H, DAC, and reference buffer• Add the SAR logic & NAND Gate• Full performance simulations
Feb-26	Block-Level Layout Design	<ul style="list-style-type: none">• Layout the comparator• Layout the DAC array• Layout the S/H circuit and reference buffer• Run Design Rule Check
Mar-26	Top-Level Layout Assembly	<ul style="list-style-type: none">• Assemble all blocks at the top level• Optimize block placement for area efficiency

References

- A. Jayaraj, N. Nitin Gujarathi, I. Venkatesh and A. Sanyal, "0.6–1.2 V, 0.22 pJ/bit True Random Number Generator Based on SAR ADC," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 67, no. 10, pp. 1765-1769, Oct. 2020, doi: 10.1109/TCSII.2019.2949775.
- C. -C. Liu, S. -J. Chang, G. -Y. Huang and Y. -Z. Lin, "A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure," in IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 731-740, April 2010, doi: 10.1109/JSSC.2010.2042254.
- <https://github.com/IHP-GmbH/IHP-AnalogAcademy.git>
- H.-L. Kuo, C.-W. Lu, and P. Chen, "An 18.39 fJ/Conversion-Step 1-MS/s 12-bit SAR ADC with Non-Binary Multiple-LSB-Redundant and Non-Integer-and-Split-Capacitor DAC," *IEEE Access*, vol. 9, pp. 5651-5669, 2021, doi: 10.1109/ACCESS.2020.3048979.