











LP5907





SNVS798K -APRIL 2012-REVISED MAY 2016

LP5907 250-mA Ultra-Low-Noise LDO for RF and Analog Circuits - Requires No Bypass Capacitor

Features

Input Voltage Range: 2.2 V to 5.5 V Output Voltage Range: 1.2 V to 4.5 V

Output Current: 250 mA

Stable with 1-µF Ceramic Input and Output Capacitors

No Noise Bypass Capacitor Required

Remote Output Capacitor Placement

Thermal-Overload and Short-Circuit Protection

-40°C to 125°C Junction Temperature Range for

Low Output Voltage Noise: < 10 μV_{RMS}

PSRR: 82 dB at 1 kHz

Output Voltage Tolerance: ±2% Virtually Zero IQ (Disabled): < 1 μA

Very Low I_O (Enabled): 12 μA

Start-up Time: 80 µs

Low Dropout: 120 mV (typical)

Applications

Cellular Phones

PDA Handsets

Wireless LAN Devices

3 Description

The LP5907 is a low-noise LDO capable of supplying 250-mA output current. Designed to meet the requirements of RF and analog circuits, the LP5907 device provides low noise, high PSRR, low quiescent current, and low line or load transient response figures. Using new innovative design techniques, the LP5907 offers class-leading noise performance without a noise bypass capacitor and the ability for remote output capacitor placement.

The device is designed to work with a 1-µF input and a 1-µF output ceramic capacitor (no separate noise bypass capacitor is required).


This device is available with fixed output voltages from 1.2 V to 4.5 V in 25-mV steps. Contact Texas Instruments Sales for specific voltage option needs.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE	
	DSBGA (4)	0.675 mm × 0.675 mm (MAX)	
LP5907	SOT-23 (5)	2.90 mm × 1.60 mm (NOM)	
	X2SON (4)	1.00 mm × 1.00 mm (NOM)	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



Table of	Contents
----------	----------

1	Features 1	8 Applications and Implementation	13
2	Applications 1	8.1 Application Information	13
3	Description 1	8.2 Typical Application	13
4	Revision History2	9 Power Supply Recommendations	16
5	Pin Configuration and Functions	10 Layout	17
6	Specifications4	10.1 Layout Guidelines	
•	6.1 Absolute Maximum Ratings	10.2 Layout Examples	
	6.2 ESD Ratings	10.3 X2SON Mounting	
	6.3 Recommended Operating Conditions	10.4 DSBGA Mounting	18
	6.4 Thermal Information	10.5 DSBGA Light Sensitivity	18
	6.5 Electrical Characteristics	11 Device and Documentation Support	19
	6.6 Output and Input Capacitors	11.1 Documentation Support	
	6.7 Typical Characteristics	11.2 Community Resources	
7	Detailed Description	11.3 Trademarks	
•	7.1 Overview	11.4 Electrostatic Discharge Caution	19
	7.2 Functional Block Diagram	11.5 Glossary	
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable	
	7.4 Device Functional Modes 12	Information	19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision J (March 2016) to Revision K	Page
•	Changed "Linear Regulator" to "LDO" in title and first sentence of Description	1
Cl	nanges from Revision I (August 2015) to Revision J	Page
•	Changed V_{OUT} min and max values and V_{EN} min value in Abs Max table and V_{EN} row of ROC table to correct format errors; replace text of footnote 2 of Abs Max table	4
Cł	nanges from Revision H (November 2014) to Revision I	Page
•	Added icon for reference design to Top Navs and "ΔV _{OUT} vs Temperature" graph to <i>Typical Characteristics</i>	1
•	Changed Storage Temperature to Abs Max table; replace Handling Ratings with ESD Ratings	4
•	Deleted "V _{OUT} ≥ 1.8 V" from first row of ΔVout spec	5
<u>•</u>	Added "SOT-23, X2SON packages" to second row of ΔVout spec	5
Cł	nanges from Revision G (October 2013) to Revision H	Page
•	Added Device Information and Handling Rating tables, Feature Description, Device Functional Modes, Application	


and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and

Submit Documentation Feedback


Copyright © 2012–2016, Texas Instruments Incorporated




5 Pin Configuration and Functions







DBV Package 5-Pin SOT-23 Top View



Pin Functions

	P	IN						
NAME	DSBGA NUMBER	X2SON NUMBER	SOT-23 NUMBER	I/O	DESCRIPTION			
IN	A1	4	1	I	Input voltage supply. A 1-µF capacitor should be connected at this input.			
OUT	A2	1	5	Regulated output voltage. A minimum 1-μF low-ESR capac connected to this pin. Connect this output to the load circuit 230- Ω (typical) pulldown resistor prevents a charge remaini when the regulator is in the shutdown mode (V _{EN} low).				
EN	B1	3	3	I	Enable input. A low voltage ($<$ V $_{IL}$) on this pin turns the regulator off and discharges the output pin to GND through an internal 230- Ω pulldown resistor. A high voltage ($>$ V $_{IH}$) on this pin enables the regulator output. This pin has an internal 1M- Ω pulldown resistor to hold the regulator off by default.			
GND	B2	2	2	_	Common ground			
N/C	N/A	N/A	4	_	No internal electrical connection.			
Thermal Pad	N/A	5	N/A	_	Thermal pad for X2SON package, connect to GND or leave floating. Do not connect to any potential other than GND.			



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
V_{IN}	Input voltage	-0.3	6	
V _{OUT}	Output voltage	-0.3	See ⁽³⁾	V
V _{EN}	Enable input voltage	-0.3	6	
	Continuous power dissipation ⁽⁴⁾	Internally	Limited	W
T _{JMAX}	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltages are with respect to the GND pin.
- 3) Abs Max V_{OUT} is the lessor of V_{IN} + 0.3 V, or 6 V.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage.

6.2 ESD Ratings

			VALUE	UNIT
V	Floatroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
V_{IN}	Input supply voltage	2.2	5.5	\/
V_{EN}	Enable input voltage	0	5.5	V
I _{OUT}	Output current	0	250	mA
T_{J}	Junction temperature	-40	125	°C
T _A	Ambient temperature (3)	-40	85	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltages are with respect to the GND pin.

⁽³⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (R_{θJA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} – (R_{θJA} × P_{D-MAX}). See *Applications and Implementation*.



6.4 Thermal Information

		LP5907				
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DQN (X2SON)	YKE (DSBGA)	UNIT	
		5 PINS	4 PINS	4 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.4	216.1	206.1	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	102.1	161.7	1.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	45.8	162.1	37.0	°C/W	
ΨЈТ	Junction-to-top characterization parameter	8.4	5.1	15.0	°C/W	
ΨЈВ	Junction-to-board characterization parameter	45.3	161.7	36.8	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	123.0	n/a	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 $V_{IN} = V_{OUT(NOM)} + 1 \text{ V}, V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = 1 \mu\text{F}, C_{OUT} = 1 \mu\text{F}, unless otherwise stated.}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage	T _A = 25°C	2.2		5.5	V	
		V_{IN} = ($V_{OUT(NOM)}$ + 1 V) to 5.5 V, I_{OUT} = 1 mA to 250 mA	-2		2		
ΔV_{OUT}	Output voltage tolerance	$V_{IN} = (V_{OUT(NOM)} + 1 \text{ V}) \text{ to } 5.5 \text{ V}, \\ I_{OUT} = 1 \text{ mA to } 250 \text{ mA} \\ (V_{OUT} < 1.8 \text{ V}, \text{ SOT-23}, \text{ X2SON packages})$	-3		3	%V _{OUT}	
	Line regulation	$V_{IN} = (V_{OUT(NOM)} + 1 \text{ V}) \text{ to } 5.5 \text{ V},$ $I_{OUT} = 1 \text{ mA}$		0.02		%/V	
	Load regulation	I _{OUT} = 1 mA to 250 mA		0.001		%/mA	
	Load current	See ⁽⁴⁾	0		250	mA	
I _{LOAD}	Maximum output current		250				
I _Q	Quiescent current ⁽⁵⁾	V _{EN} = 1.2 V, I _{OUT} = 0 mA		12	25	μА	
		V _{EN} = 1.2 V, I _{OUT} = 250 mA		250	425		
		V _{EN} = 0.3 V (Disabled)		0.2	1		
I _G	Ground current ⁽⁶⁾	V _{EN} = 1.2 V, I _{OUT} = 0 mA		14		μA	
		I _{OUT} = 100 mA		50			
V_{DO}	Dropout voltage (7)	I _{OUT} = 250 mA (DSBGA package)		120	200	mV	
		I _{OUT} = 250 mA (SOT-23, X2SON packages)			250		
I _{SC}	Short circuit current limit	$T_A = 25^{\circ}C^{(8)}$	250	500		mA	
		f = 100 Hz, I _{OUT} = 20 mA		90			
DODD	D	f = 1 kHz, I _{OUT} = 20 mA		82			
PSRR	Power supply rejection ratio (9)	f = 10 kHz, I _{OUT} = 20 mA		65		dB	
		f = 100 kHz, I _{OUT} = 20 mA		60			

- (1) All voltages are with respect to the device GND terminal, unless otherwise stated.
- (2) Minimum and maximum limits are ensured through test, design, or statistical correlation over the junction temperature (T_J) range of -40°C to 125°C, unless otherwise stated. Typical values represent the most likely parametric norm at T_A = 25°C, and are provided for reference purposes only.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application R_{θJA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} (R_{θJA} × P_{D-MAX}). See *Applications and Implementation*.
- (4) The device maintains a stable, regulated output voltage without a load current.
- 5) Quiescent current is defined here as the difference in current between the input voltage source and the load at V_{OUT}.
- (6) Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
- (7) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value.
- (8) Short-circuit current (I_{SC}) for the LP5907 is equivalent to current limit. To minimize thermal effects during testing, I_{SC} is measured with V_{OUT} pulled to 100 mV below its nominal voltage.
- 9) This specification is verified by design.

Submit Documentation Feedback



Electrical Characteristics (continued)

 $V_{IN} = V_{OUT(NOM)} + 1 \text{ V}, V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = 1 \text{ } \mu\text{F}, C_{OUT} = 1 \text{ } \mu\text{F}, unless otherwise stated.}$

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
	Output noise voltage (9)	BW = 10 Hz to 100 kHz	I _{OUT} = 1 mA		10		\/
e _N	Output hoise voltage.	BVV = 10 HZ 10 100 KHZ	$I_{OUT} = 250 \text{ mA}$		6.5		μV_{RMS}
R _{AD}	Output Automatic Discharge pulldown resistance	V _{EN} < V _{IL} (output disabled)			230		Ω
_	Thermal shutdown	T _J rising			160		°C
T _{SD}	Thermal hysteresis	T _J falling from shutdown		15	15		
LOGIC IN	IPUT THRESHOLDS						
V _{IL}	Low input threshold	V _{IN} = 2.2 V to 5.5 V V _{EN} falling until the output	is disabled			0.4	V
V _{IH}	High input threshold	V _{IN} = 2.2 V to 5.5 V V _{EN} rising until the output is enabled		1.2			V
	Land 2000 at 5N air (10)	$V_{EN} = 5.5 \text{ V} \text{ and } V_{IN} = 5.5$	5.5 0.001				
I _{EN}	Input current at EN pin ⁽¹⁰⁾	$V_{EN} = 0 \text{ V}$ and $V_{IN} = 5.5 \text{ V}$				μΑ	
TRANSIE	ENT CHARACTERISTICS						
	Line transient ⁽⁹⁾	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to $(V_{OUT(NOM)} + 1.6 V)$ in 30 μ	JS	-1			mV
ΔV _{OUT}	Line transient	V _{IN} = (V _{OUT(NOM)} + 1.6 V) to (V _{OUT(NOM)} + 1.6 V) in 30 µs		ı		1	mv
,001	Load transient ⁽⁹⁾	I _{OUT} = 1 mA to 250 mA in 10 μs		-40			mV
	Load transient	I _{OUT} = 250 mA to 1mA in 10 μs				40	mv
	Overshoot on start-up ⁽⁹⁾	Stated as a percentage of	tated as a percentage of V _{OUT(NOM)}			5%	
t _{ON}	Turnon time	From $V_{EN} > V_{IH}$ to $V_{OUT} = T_A = 25$ °C	95% of V _{OUT(NOM)}		80	150	μs

⁽¹⁰⁾ There is a 1-M $\!\Omega\!$ resistor between EN and ground on the device.

6.6 Output and Input Capacitors

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP	MAX	UNIT
C _{IN}	Input capacitance (2)	Conscitones for stability	0.7	1		μF
C _{OUT}	Output capacitance (2)	Capacitance for stability	0.7	1	10	μF
ESR	Output/Input capacitance (2)		5		500	mΩ

⁽¹⁾ The minimum capacitance should be greater than 0.5 μF over the full range of operating conditions. The capacitor tolerance should be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application must be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions.

(2) This specification is verified by design.


Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated



6.7 Typical Characteristics


Unless otherwise stated: V_{IN} = 3.7 V, V_{OUT} = 2.8 V, I_{OUT} = 1 mA, C_{IN} = 1 μ F, C_{OUT} = 1 μ F, T_A = 25°C



TEXAS INSTRUMENTS

Typical Characteristics (continued)

Unless otherwise stated: V_{IN} = 3.7 V, V_{OUT} = 2.8 V, I_{OUT} = 1 mA, C_{IN} = 1 μ F, C_{OUT} = 1 μ F, T_A = 25°C




Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated



Typical Characteristics (continued)


Unless otherwise stated: $V_{IN} = 3.7 \text{ V}$, $V_{OUT} = 2.8 \text{ V}$, $I_{OUT} = 1 \text{ mA}$, $C_{IN} = 1 \text{ }\mu\text{F}$, $C_{OUT} = 1 \text{ }\mu\text{F}$, $T_A = 25 ^{\circ}\text{C}$



TEXAS INSTRUMENTS

Typical Characteristics (continued)

Unless otherwise stated: V_{IN} = 3.7 V, V_{OUT} = 2.8 V, I_{OUT} = 1 mA, C_{IN} = 1 μ F, C_{OUT} = 1 μ F, T_A = 25°C






Figure 20. PSRR Loads Averaged 10 Hz To 10 MHz




7 Detailed Description

7.1 Overview

Designed to meet the needs of sensitive RF and analog circuits, the LP5907 provides low noise, high PSRR, low quiescent current, as well as low line and load transient response figures. Using new innovative design techniques, the LP5907 offers class leading noise performance without the need for a separate noise filter capacitor.

The LP5907 is designed to perform with a single 1- μ F input capacitor and a single 1- μ F ceramic output capacitor. With a reasonable PCB layout, the single 1- μ F ceramic output capacitor can be placed up to 10 cm away from the LP5907 device.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Enable (EN)

The LP5907 EN pin is internally held low by a 1-M Ω resistor to GND. The EN pin voltage must be higher than the V_{IH} threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the V_{IL} threshold to ensure that the device is fully disabled and the automatic output discharge is activated.

7.3.2 Low Output Noise

Any internal noise at the LP5907 reference voltage is reduced by a first order low-pass RC filter before it is passed to the output buffer stage. The low-pass RC filter has a -3 dB cut-off frequency of approximately 0.1 Hz.

Copyright © 2012–2016, Texas Instruments Incorporated

Submit Documentation Feedback



Feature Description (continued)

7.3.3 Output Automatic Discharge

The LP5907 output employs an internal 230- Ω (typical) pulldown resistance to discharge the output when the EN pin is low, and the device is disabled.

7.3.4 Remote Output Capacitor Placement

The LP5907 requires at least a $1-\mu F$ capacitor at the OUT pin, but there are no strict requirements about the location of the capacitor in regards the OUT pin. In practical designs, the output capacitor may be located up to 10 cm away from the LDO.

7.3.5 Thermal Overload Protection (T_{SD})

Thermal shutdown disables the output when the junction temperature rises to approximately 160°C which allows the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

The thermal shutdown circuitry of the LP5907 has been designed to protect against temporary thermal overload conditions. The T_{SD} circuitry was not intended to replace proper heat-sinking. Continuously running the LP5907 device into thermal shutdown may degrade device reliability.

7.4 Device Functional Modes

7.4.1 Enable (EN)

The LP5907 Enable (EN) pin is internally held low by a 1-M Ω resistor to GND. The EN pin voltage must be higher than the V_{IH} threshold to ensure that the device is fully enabled under all operating conditions.

When the EN pin is pulled low, and the output is disabled, the output automatic discharge circuitry is activated. Any charge on the OUT pin is discharged to GND through the internal $230-\Omega$ (typical) pulldown resistance.

7.4.2 Minimum Operating Input Voltage (V_{IN})

The LP5907 does not include any dedicated UVLO circuitry. The LP5907 internal circuitry is not fully functional until V_{IN} is at least 2.2 V. The output voltage is not regulated until V_{IN} has reached at least the greater of 2.2 V or $(V_{OLIT} + V_{DO})$.



8 Applications and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LP5907 is designed to meet the requirements of RF and analog circuits, by providing low noise, high PSRR, low quiescent current, and low line or load transient response figures. The device offers excellent noise performance without the need for a noise bypass capacitor and is stable with input and output capacitors with a value of 1 μ F. The LP5907 delivers this performance in industry standard packages such as DSBGA, X2SON, and SOT-23 which, for this device, are specified with an operating junction temperature (T_J) of -40°C to 125°C.

8.2 Typical Application

Figure 21 shows the typical application circuit for the LP5907. Input and output capacitances may need to be increased above the 1 µF minimum for some applications.



Copyright © 2016, Texas Instruments Incorporated

Figure 21. LP5907 Typical Application

8.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE					
Input voltage range	2.2 V to 5.5 V					
Output voltage	1.8 V					
Output current	200 mA					
Output capacitor range	0.7 μF to 10 μF					
Input/Output capacitor ESR range	5 to 500 mΩ					

8.2.2 Detailed Design Procedure

8.2.2.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.



The maximum allowable power dissipation for the device in a given package can be calculated using Equation 1:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA})$$

$$\tag{1}$$

The actual power being dissipated in the device can be represented by Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

These two equations establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (P_D) and/or excellent package thermal resistance ($R_{\theta JA}$) is present, the maximum ambient temperature (T_{A-MAX}) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature (T_{A-MAX}) may have to be derated. T_{A-MAX} is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125$ °C), the maximum allowable power dissipation in the device package in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application ($R_{\theta JA}$), as given by Equation 3:

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX}))$$
(3)

Alternately, if T_{A-MAX} can not be derated, the P_D value must be reduced. This can be accomplished by reducing V_{IN} in the V_{IN} – V_{OUT} term as long as the minimum V_{IN} is met, or by reducing the I_{OUT} term, or by some combination of the two.

8.2.2.2 External Capacitors

Like most low-dropout regulators, the LP5907 requires external capacitors for regulator stability. The device is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

8.2.2.3 Input Capacitor

An input capacitor is required for stability. The input capacitor should be at least equal to, or greater than, the output capacitor for good load transient performance. At least a 1 μ F capacitor has to be connected between the LP5907 input pin and ground for stable operation over full load current range. Basically, it is ok to have more output capacitance than input, as long as the input is at least 1 μ F.

The input capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

NOTE

To ensure stable operation it is essential that good PCB practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to connect the battery or other power source to the LP5907, TI recommends increasing the input capacitor to at least 10 μ F. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it should be verified by the manufacturer to have a surge current rating sufficient for the application. The initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7 μ F over the entire operating range.

8.2.2.4 Output Capacitor

The LP5907 is designed specifically to work with a very small ceramic output capacitor, typically 1 μ F. A ceramic capacitor (dielectric types X5R or X7R) in the 1 μ F to 10 μ F range, and with ESR between 5 m Ω to 500 m Ω , is suitable in the LP5907 application circuit. For this device the output capacitor should be connected between the OUT pin and a good connection back to the GND pin.

It may also be possible to use tantalum or film capacitors at the device output, V_{OUT}, but these are not as attractive for reasons of size and cost (see *Capacitor Characteristics*).



The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range 5 m Ω to 500 m Ω for stability. Like the input capacitor, the initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7 μ F over the entire operating range.

8.2.2.5 Capacitor Characteristics

The LP5907 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 1 μ F to 10 μ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1 μ F ceramic capacitor is in the range of 20 m Ω to 40 m Ω , which easily meets the ESR requirement for stability for the LP5907.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within $\pm 15\%$ over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1 μ F to 10 μ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum increases about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

8.2.2.6 Remote Capacitor Operation

The LP5907 requires at least a 1-µF capacitor at the OUT pin, but there is no strict requirements about the location of the capacitor in regards to the pin. In practical designs the output capacitor may be located up to 10 cm away from the LDO. This means that there is no need to have a special capacitor close to the output pin if there is already respective capacitors in the system (like a capacitor at the input of supplied part). The remote capacitor feature helps user to minimize the number of capacitors in the system.

As a good design practice, keep the wiring parasitic inductance at a minimum, which means to use as wide as possible traces from the LDO output to the capacitors, keeping the LDO output trace layer as close to ground layer as possible and avoiding vias on the path. If there is a need to use vias, implement as many as possible vias between the connection layers. The recommendation is to keep parasitic wiring inductance less than 35 nH. For the applications with fast load transients, it is recommended to use an input capacitor equal to or larger to the sum of the capacitance at the output node for the best load transient performance.

8.2.2.7 No-Load Stability

The LP5907 remains stable, and in regulation, with no external load.

8.2.2.8 Enable Control

The LP5907 may be switched ON or OFF by a logic input at the EN pin. A voltage on this pin greater than V_{IH} turns the device on, while a voltage less than V_{IL} turns the device off.


When the EN pin is low, the regulator output is off and the device typically consumes less than 1 μ A. Additionally, an output pulldown circuit is activated which ensures that any charge stored on C_{OUT} is discharged to ground.

If the application does not require the use of the shutdown feature, the EN pin can be tied directly to the IN pin to keep the regulator output permanently on.

An internal 1-M Ω pulldown resistor ties the EN input to ground, ensuring that the device remains off if the EN pin is left open circuit. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turnon or turnoff voltage thresholds listed in the *Electrical Characteristics* under V_{IL} and V_{IH} .



8.2.3 Application Curves



9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 2.2 V to 5.5 V. The input supply must be well regulated and free of spurious noise. To ensure that the LP5907 output voltage is well regulated and dynamic performance is optimum, the input supply must be at least V_{OUT} + 1 V. A minimum capacitor value of 1 μ F is required to be within 1 cm of the IN pin.

Submit Documentation Feedback



10 Layout

10.1 Layout Guidelines

The dynamic performance of the LP5907 is dependant on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the PSRR, noise, or transient performance of the LP5907.

Best performance is achieved by placing C_{IN} and C_{OUT} on the same side of the PCB as the LP5907, and as close to the package as is practical. The ground connections for C_{IN} and C_{OUT} must be back to the LP5907 ground pin using as wide and short a copper trace as is practical.

Connections using long trace lengths, narrow trace widths, and/or connections through vias must be avoided. These add parasitic inductances and resistance that results in inferior performance especially during transient conditions

10.2 Layout Examples




Figure 24. LP5907MF-x.x (SOT-23) Typical Layout




Figure 25. LP5907SN-xx (X2SON) Typical Layout

Submit Documentation Feedback Copyright © 2012-2016, Texas Instruments Incorporated

Layout Examples (continued)




Figure 26. LP5907UV-x.x (DSBGA) Typical Layout

10.3 X2SON Mounting

The X2SON package thermal pad must be soldered to the printed circuit board for proper thermal and mechanical performance. For more information, see the Application Report QFN/SON PCB Attachment (SLUA271).

10.4 DSBGA Mounting

The DSBGA package requires specific mounting techniques, which are detailed in *AN-1112 DSBGA Wafer Level Chip Scale Package* (SNVA009). For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.

10.5 DSBGA Light Sensitivity

Exposing the DSBGA device to direct light may cause incorrect operation of the device. Light sources such as halogen lamps can affect electrical performance if they are situated in proximity to the device. Light with wavelengths in the red and infrared part of the spectrum have the most detrimental effect; thus, the fluorescent lighting used inside most buildings has very little effect on performance.

Submit Documentation Feedback



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- AN-1112 DSBGA Wafer Level Chip Scale Package (SNVA009)
- Texas Instruments Application Report QFN/SON PCB Attachment (SLUA271)

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2012–2016, Texas Instruments Incorporated

Submit Documentation Feedback




PACKAGE OUTLINE

DQN0004A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.

Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated




EXAMPLE BOARD LAYOUT

DQN0004A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .




EXAMPLE STENCIL DESIGN

DQN0004A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.075 - 0.1mm THICK STENCIL

EXPOSED PAD

88% PRINTED SOLDER COVERAGE BY AREA

SCALE: 60X

4215302/C 11/2015

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





27-May-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP5907MFX-1.2	ACTIVE					TBD	Call TI	Call TI	-40 to 125		Samples
LP5907MFX-1.2/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LLTB	Samples
LP5907MFX-1.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LN8B	Samples
LP5907MFX-1.8	ACTIVE			5		TBD	Call TI	Call TI	-40 to 125		Samples
LP5907MFX-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LLUB	Samples
LP5907MFX-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LN7B	Samples
LP5907MFX-2.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LLYB	Samples
LP5907MFX-2.85/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LN4B	Samples
LP5907MFX-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LLZB	Samples
LP5907MFX-3.1/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LN5B	Samples
LP5907MFX-3.2/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LN6B	Samples
LP5907MFX-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LLVB	Samples
LP5907MFX-4.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LLXB	Samples
LP5907SNX-1.2/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CF	Samples
LP5907SNX-1.8/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CG	Samples
LP5907SNX-2.2/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	EP	Samples
LP5907SNX-2.5/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	F9	Samples



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
LP5907SNX-2.7/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CH	Sample
LP5907SNX-2.75	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Н	Sample
LP5907SNX-2.8/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Cl	Sample
LP5907SNX-2.85/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJ	Sample
LP5907SNX-2.9/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GV	Sample
LP5907SNX-3.0/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	СК	Sample
LP5907SNX-3.1/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CL	Sample
LP5907SNX-3.2/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	СМ	Sample
LP5907SNX-3.3/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CN	Sample
LP5907SNX-4.0/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	GU	Sample
LP5907SNX-4.5/NOPB	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	СО	Sample
LP5907UVE-1.2/NOPB	ACTIVE	DSBGA	YKE	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	R	Sample
LP5907UVE-1.8/NOPB	ACTIVE	DSBGA	YKE	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	S	Sample
LP5907UVE-2.8/NOPB	ACTIVE	DSBGA	YKE	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	U	Sample
LP5907UVE-2.85/NOPB	ACTIVE	DSBGA	YKE	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	V	Sample
LP5907UVE-3.0/NOPB	ACTIVE	DSBGA	YKE	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	В	Sample
LP5907UVE-3.1/NOPB	ACTIVE	DSBGA	YKE	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Х	Sample
LP5907UVE-3.2/NOPB	ACTIVE	DSBGA	YKE	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	С	Sample





27-May-2016

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LP5907UVE-3.3/NOPB	ACTIVE	DSBGA	YKE	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D	Samples
LP5907UVE-4.5/NOPB	ACTIVE	DSBGA	YKE	4	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Z	Samples
LP5907UVX-1.2/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	R	Samples
LP5907UVX-1.8/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	S	Samples
LP5907UVX-2.5/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	E	Samples
LP5907UVX-2.8/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	U	Samples
LP5907UVX-2.85/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	V	Samples
LP5907UVX-3.0/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	В	Samples
LP5907UVX-3.1/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Х	Samples
LP5907UVX-3.2/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	С	Samples
LP5907UVX-3.3/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D	Samples
LP5907UVX-4.5/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Z	Samples
LP5907UVX19/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	8	Samples
LP5907UVX37/NOPB	ACTIVE	DSBGA	YKE	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	9	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

27-May-2016

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LP5907:

Automotive: LP5907-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 27-May-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5907MFX-1.2/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-1.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.85/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.1/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.2/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-4.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907SNX-1.2/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-1.8/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-2.2/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-2.5/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-2.7/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-2.75	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-2.75	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5907SNX-2.8/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-2.85/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-2.85/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-2.9/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-3.0/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-3.1/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-3.2/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-3.3/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-4.0/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-4.5/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907UVE-1.2/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVE-1.8/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVE-2.8/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVE-2.85/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVE-3.0/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVE-3.1/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVE-3.2/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVE-3.3/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVE-4.5/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-1.2/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-1.8/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.7	0.7	0.48	4.0	8.0	Q1
LP5907UVX-1.8/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-2.5/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-2.8/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-2.85/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.7	0.7	0.48	4.0	8.0	Q1
LP5907UVX-2.85/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-3.0/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-3.1/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-3.2/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-3.3/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX-4.5/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX19/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1
LP5907UVX19/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.7	0.7	0.48	4.0	8.0	Q1
LP5907UVX37/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	4.0	8.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5907MFX-1.2/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-1.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-1.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-2.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-2.85/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-3.1/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-3.2/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-4.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907SNX-1.2/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-1.8/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-2.2/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-2.5/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-2.7/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-2.75	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-2.75	X2SON	DQN	4	3000	202.0	201.0	28.0
LP5907SNX-2.8/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-2.85/NOPB	X2SON	DQN	4	3000	202.0	201.0	28.0



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5907SNX-2.85/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-2.9/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-3.0/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-3.1/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-3.2/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-3.3/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-4.0/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-4.5/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907UVE-1.2/NOPB	DSBGA	YKE	4	250	210.0	185.0	35.0
LP5907UVE-1.8/NOPB	DSBGA	YKE	4	250	210.0	185.0	35.0
LP5907UVE-2.8/NOPB	DSBGA	YKE	4	250	210.0	185.0	35.0
LP5907UVE-2.85/NOPB	DSBGA	YKE	4	250	210.0	185.0	35.0
LP5907UVE-3.0/NOPB	DSBGA	YKE	4	250	210.0	185.0	35.0
LP5907UVE-3.1/NOPB	DSBGA	YKE	4	250	210.0	185.0	35.0
LP5907UVE-3.2/NOPB	DSBGA	YKE	4	250	210.0	185.0	35.0
LP5907UVE-3.3/NOPB	DSBGA	YKE	4	250	210.0	185.0	35.0
LP5907UVE-4.5/NOPB	DSBGA	YKE	4	250	210.0	185.0	35.0
LP5907UVX-1.2/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX-1.8/NOPB	DSBGA	YKE	4	3000	220.0	220.0	35.0
LP5907UVX-1.8/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX-2.5/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX-2.8/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX-2.85/NOPB	DSBGA	YKE	4	3000	220.0	220.0	35.0
LP5907UVX-2.85/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX-3.0/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX-3.1/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX-3.2/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX-3.3/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX-4.5/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX19/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0
LP5907UVX19/NOPB	DSBGA	YKE	4	3000	220.0	220.0	35.0
LP5907UVX37/NOPB	DSBGA	YKE	4	3000	210.0	185.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity