Verilog Design Report: Convolution, Adder, and Ripple Carry Adder

Dhawal(EE24BTECH11015)

April 23, 2025

1 Question 1: 8-Element Vector Convolution Module

1.1 Detailed Approach

- 1. The convolution module computes the discrete linear convolution of two 8-element vectors.
- 2. Input vectors x and h are each 4-bit wide (8 elements total).
- 3. The output has 16 elements (8+8-1) due to convolution properties.
- 4. Each output element y[n] is calculated as the sum of products of x[k] and h[n-k].
- 5. The implementation uses combinatorial logic with an always @(*) block.
- 6. Temporary 8-bit registers store intermediate results before truncation.
- 7. The design performs parallel multiplications and additions for each output tap.
- 8. Output is truncated to 4 bits by taking only the lower nibble of each result.
- 9. No pipelining is implemented this is a purely combinatorial design.
- 10. The module demonstrates direct implementation of convolution formula without optimization.

1.2 Code Explanation

Key points about the implementation:

- Input vectors are split into individual 4-bit elements (x0-x7, h0-h7)
- 16 output elements (y0-y15) cover all possible convolution results
- Temporary 8-bit registers prevent overflow during intermediate calculations
- Combinatorial always block calculates all outputs simultaneously
- Each output is the sum of relevant input products
- Final assignments truncate results to 4 bits
- No clock or reset needed pure combinational logic
- Simple direct implementation of convolution formula


```
always @(*) begin
        temp0 = (x0 * h0);
        temp1 = (x0 * h1) + (x1 * h0);
        temp2 = (x0 * h2) + (x1 * h1) + (x2 * h0);
        temp3 = (x0 * h3) + (x1 * h2) + (x2 * h1) + (x3 * h0);
        temp4 = (x0 * h4) + (x1 * h3) + (x2 * h2) + (x3 * h1) + (x4 * h0);
        temp5 = (x0 * h5) + (x1 * h4) + (x2 * h3) + (x3 * h2) + (x4 * h1)
        + (x5 * h0);
        temp6 = (x0 * h6) + (x1 * h5) + (x2 * h4) + (x3 * h3) + (x4 * h2)
        + (x5 * h1) + (x6 * h0);
        temp7 = (x0 * h7) + (x1 * h6) + (x2 * h5) + (x3 * h4) + (x4 * h3)
        + (x5 * h2) + (x6 * h1) + (x7 * h0);
        temp8 = (x1 * h7) + (x2 * h6) + (x3 * h5) + (x4 * h4) + (x5 * h3)
        + (x6 * h2) + (x7 * h1);
        temp9 = (x2 * h7) + (x3 * h6) + (x4 * h5) + (x5 * h4) + (x6 * h3)
        + (x7 * h2);
        temp10 = (x3 * h7) + (x4 * h6) + (x5 * h5) + (x6 * h4) + (x7 * h3);
        temp11 = (x4 * h7) + (x5 * h6) + (x6 * h5) + (x7 * h4);
        temp12 = (x5 * h7) + (x6 * h6) + (x7 * h5);
        temp13 = (x6 * h7) + (x7 * h6);
        temp14 = (x7 * h7);
        temp15 = 0;
    end
    assign y0 = temp0[3:0];
    assign y1
              = \text{temp1}[3:0];
    assign y2 = temp2[3:0];
    assign y3 = temp3[3:0];
    assign y4 = temp4[3:0];
    assign y5 = temp5[3:0];
    assign y6 = temp6[3:0];
              = \text{temp7}[3:0];
    assign y7
    assign y8 = temp8[3:0];
    assign y9 = temp9[3:0];
    assign y10 = temp10[3:0];
    assign y11 = temp11[3:0];
    assign y12 = temp12[3:0];
    assign y13 = temp13[3:0];
    assign y14 = temp14[3:0];
    assign y15 = temp15 [3:0];
endmodule
```

1.3 Testbench

Key testbench features:

- Tests three different input scenarios
- Includes basic, impulse, and max-value test cases
- Uses \$display for test case identification
- Generates VCD file for waveform viewing
- 20ns delay between test cases
- Verifies correct convolution operation

```
Convolution Testbench
'timescale 1ns/1ps
module tb_convolution_all;
         [3:0] x0, x1, x2, x3, x4, x5, x6, x7;
         [3:0] h0, h1, h2, h3, h4, h5, h6, h7;
    \mathbf{reg}
    wire [3:0] y0, y1, y2, y3, y4, y5, y6, y7,
               y8, y9, y10, y11, y12, y13, y14, y15;
    convolution uut (
        x0, x1, x2, x3, x4, x5, x6, x7,
        h0, h1, h2, h3, h4, h5, h6, h7,
        y0, y1, y2, y3, y4, y5, y6, y7,
        y8, y9, y10, y11, y12, y13, y14, y15
    );
    initial begin
        $dumpfile("convolution_all.vcd");
        $dumpvars(0, tb_convolution_all);
    end
    initial begin
        // Test 1: Basic Increasing x, uniform h
        $display("Test-1:-Basic-Increasing-x,-uniform-h");
        x0=1; x1=2; x2=3; x3=4; x4=0; x5=0; x6=0; x7=0;
        h0=1; h1=1; h2=1; h3=1; h4=0; h5=0; h6=0; h7=0;
        #20;
        // Test 2: Impulse x
        $display("Test - 2: Impulse - x");
        x0=1; x1=0; x2=0; x3=0; x4=0; x5=0; x6=0; x7=0;
        h0=1; h1=2; h2=3; h3=4; h4=0; h5=0; h6=0; h7=0;
        #20;
        // Test 3: Max Edge
        $display("Test - 3: -Max-input - values");
        x0=15; x1=15; x2=15; x3=15; x4=15; x5=15; x6=15; x7=15;
        h0=15; h1=15; h2=15; h3=15; h4=15; h5=15; h6=15; h7=15;
        #20;
        $display("Simulation - complete");
        $finish;
    end
endmodule
```

1.4 Timing Diagram




Figure 1: Timing diagram showing convolution outputs for different input patterns

2 Question 2: 8-bit Full Adder Using Loop Statements

2.1 Detailed Approach

- 1. The design implements an 8-bit adder using a generate loop.
- 2. It instantiates 8 full adder modules in a cascaded fashion.
- 3. The generate block creates a ripple-carry adder structure.
- 4. First full adder handles the carry-in input specially.
- 5. Subsequent adders connect to previous carry-out.
- 6. Uses a hierarchical design with a basic full adder module.
- 7. The loop variable 'i' creates unique instances for each bit.
- 8. Internal carry wires connect adjacent full adders.
- 9. Final carry-out comes from the last full adder.
- 10. Demonstrates parameterized design using Verilog generate.

2.2 Code Explanation

Key points about the implementation:

- Uses hierarchical design with 1-bit full adder module
- Generate loop creates 8 instances of full adder

- Special handling for first adder's carry-in
- Internal carry chain connects adjacent adders
- Clean separation of module definition and instantiation
- Demonstrates Verilog's generate construct
- Efficient parameterized design
- Easy to scale to different bit widths

```
8-bit Adder Module Code
module full_adder (
    input a, b, cin,
    output sum, cout
);
    assign sum = a \hat{b} \hat{cin};
    assign cout = (a & b) | (b & cin) | (a & cin);
endmodule
module adder_8bit (
    input
            [7:0] A, B,
    input
                   Cin,
    output [7:0] Sum,
    output
                   Cout
);
    wire [7:0] carry;
    genvar i;
    generate
         for (i = 0; i < 8; i = i + 1) begin : full_adder_loop
              if (i = 0) begin
                   full_adder FA (
                       . a (A[i]),
                       .b(B[i]),
                       . cin (Cin),
                       . sum (Sum [ i ] ),
                       .cout(carry[i])
                   );
             end else begin
                   full_adder FA (
                       . a (A[i]),
                       .b(B[i]),
                       . cin(carry[i-1]),
                       . \operatorname{sum}(\operatorname{Sum}[i]),
                       .cout(carry[i])
                   );
             end
         end
    endgenerate
    assign Cout = carry [7];
endmodule
```

2.3 Testbench

Key testbench features:

- Tests four different addition scenarios
- Includes basic, carry-in, and overflow cases

- Verifies both sum and carry-out outputs
- 10ns delay between test cases
- Uses binary literals for input values
- Clear display messages for each test

```
8-bit Adder Testbench
'timescale 1ns / 1ps
module tb_adder_8bit;
    reg [7:0] A, B;
    \mathbf{reg}
                Cin;
    wire [7:0] Sum;
    wire
                Cout;
    adder_8bit uut (
        .A(A),
        .B(B),
        . Cin (Cin),
        .Sum(Sum),
        . Cout (Cout)
    );
    initial begin
        $dumpfile("adder_8bit.vcd");
        $dumpvars(0, tb_adder_8bit);
        // Test 1: Basic Addition
        A = 8'b00001111; B = 8'b00000001; Cin = 0; #10;
        // Test 2: With Carry-in
        A = 8'b11110000; B = 8'b00001111; Cin = 1; #10;
        // Test 3: Max values
        A = 8'b111111111; B = 8'b111111111; Cin = 0; #10;
        // Test 4: Random pattern
        A = 8'b1010101010; B = 8'b010101011; Cin = 0; #10;
        $display ("Simulation complete.");
        $finish;
    end
endmodule
```

2.4 Timing Diagram




Figure 2: Timing diagram showing 8-bit adder operation with carry propagation

3 Question 3: 4-bit Ripple Carry Adder Using NAND Gates

3.1 Detailed Approach

- 1. Implements a 4-bit adder using only 2-input NAND gates.
- 2. Each NAND gate has 1ns propagation delay.
- 3. Hierarchical design with basic logic gates built from NANDs.
- 4. Includes NOT, AND, OR, and XOR implementations using NANDs.
- 5. Full adder constructed from these basic gates.
- 6. Ripple carry adder chains 4 full adders together.
- 7. Carry propagates through each stage sequentially.
- 8. Demonstrates universal gate implementation.
- 9. Shows gate-level design with precise timing.
- 10. Testbench verifies correct operation with timing checks.

3.2 Code Explanation

Key points about the implementation:

- All logic gates derived from NAND gates
- Precise 1ns delay per NAND gate
- Hierarchical design from basic gates to full adder
- Ripple carry structure with explicit carry propagation
- Demonstrates universal gate property of NAND
- Gate-level implementation shows actual hardware
- Clear separation of different logic functions
- Includes all necessary intermediate wires

```
'timescale 1ns / 1ps

module nand2(input a, b, output y);
assign #1 y = ~(a & b);
```

```
endmodule
module not_nand(input a, output y);
    nand2 n1(a, a, y);
endmodule
module and_nand(input a, b, output y);
    wire t;
    nand2 n1(a, b, t);
    nand2 n2(t, t, y);
endmodule
module or_nand(input a, b, output y);
    wire na, nb;
    not_nand n1(a, na);
    not_nand n2(b, nb);
    nand2 \quad n3(na, nb, y);
endmodule
module xor_nand(input a, b, output y);
    wire t1, t2, t3;
    nand2 n1(a, b, t1);
    nand2 n2(a, t1, t2);
    nand2 n3(b, t1, t3);
    nand2 n4(t2, t3, y);
endmodule
module full_adder_nand(input a, b, cin, output sum, cout);
    wire axb, ab, bc, ac, t;
    xor_nand x1(a, b, axb);
    xor_nand x2(axb, cin, sum);
    and_nand a1(a, b, ab);
    and_nand a2(b, cin, bc);
    and_nand a3(a, cin, ac);
    or_nand o1(ab, bc, t);
    or_nand o2(t, ac, cout);
endmodule
module ripple_carry_adder_4bit (
    input [3:0] A, B,
    input
                 Cin,
    output [3:0] Sum,
    output
                 Cout
);
    wire c1, c2, c3;
                                           Sum [0], c1);
    full_adder_nand fa0(A[0], B[0], Cin,
    full_adder_nand fal(A[1], B[1], c1,
                                            Sum[1], c2);
                                           Sum[2], c3);
    full_adder_nand fa2(A[2], B[2], c2,
    full_adder_nand fa3(A[3], B[3], c3,
                                            Sum[3], Cout);
endmodule
```

3.3 Testbench

Key testbench features:

- Tests five different addition scenarios
- Includes overflow, simple, and random cases
- 100ns delay to observe gate delays

- Verifies correct timing behavior
- Tests all bits and carry chains
- Includes edge cases and typical patterns

```
NAND Adder Testbench
'timescale 1ns / 1ps
module tb_ripple_adder;
    reg [3:0] A, B;
    \mathbf{reg}
               Cin;
    wire [3:0] Sum;
    wire
               Cout;
    ripple_carry_adder_4bit uut (
        .A(A), .B(B), .Cin(Cin),
        .Sum(Sum), .Cout(Cout)
    );
    initial begin
        $dumpfile("ripple_adder.vcd");
        $dumpvars(0, tb_ripple_adder);
        // Test 1: 15 + 15 + 1 = 31 (Overflow)
        A = 4'b1111; B = 4'b1111; Cin = 1; #100;
        // Test 2: 1 + 2 = 3
        A = 4'b0001; B = 4'b0010; Cin = 0; #100;
        // Test 3: Alternating bits with Cin
        A = 4'b1010; B = 4'b0101; Cin = 1; #100;
        // Test 4: All zeros
        A = 4'b0000; B = 4'b0000; Cin = 0; #100;
        // Test 5: Random mix
        A = 4'b1001; B = 4'b0110; Cin = 1; #100;
        $finish;
    end
endmodule
```

3.4 Timing Diagram



Figure 3: Timing diagram showing ripple carry propagation in 4-bit adder

https://github.com/Dhawal24112006/EE1501.git