

ARM assembly language reference card

MOVcdS	reg, arg	copy argument (S = set flags)	Bcd	imm ₁₂	branch to imm ₁₂ words away
MVNcdS	reg, arg	copy bitwise NOT of argument	BLcd	imm ₁₂	copy PC to LR, then branch
ANDcdS	reg, reg, arg	bitwise AND	BXcd	reg	copy reg to PC
ORRcdS	reg, reg, arg	bitwise OR	SWIcd	imm ₂₄	software interrupt
EORcdS	reg, reg, arg	bitwise exclusive-OR	LDRcdB	reg, mem	loads word/byte from memory
BICcdS	reg, reg _a , arg _b	bitwise reg _a AND (NOT arg _b)	STRcdB	reg, mem	stores word/byte to memory
ADDcdS	reg, reg, arg	add	LDMcdum	reg!, mreg	loads into multiple registers
SUBcdS	reg, reg, arg	subtract	STMcdum	reg!, mreg	stores multiple registers
RSBcdS	reg, reg, arg	subtract reversed arguments	SWPcdB	reg _d , reg _m , [reg _n]	copies reg _m to memory at reg _n , old value at address reg _n to reg _d
ADCcdS	reg, reg, arg	add with carry flag			
SBCcdS	reg, reg, arg	subtract with carry flag			
RSCcdS	reg, reg, arg	reverse subtract with carry flag			
CMPcd	reg, arg	update flags based on subtraction			
CMNcd	reg, arg	update flags based on addition			
TSTcd	reg, arg	update flags based on bitwise AND			
TEQcd	reg, arg	update flags based on bitwise exclusive-OR			
MULcdS	reg _d , reg _a , reg _b	multiply reg _a and reg _b , places lower 32 bits into reg _d			
MLAcdS	reg _d , reg _a , reg _b , reg _c	places lower 32 bits of reg _a · reg _b + reg _c into reg _d			
UMULLcdS	reg _ℓ , reg _u , reg _a , reg _b	multiply reg _a and reg _b , place 64-bit unsigned result into {reg _u , reg _ℓ }			
UMLALcdS	reg _ℓ , reg _u , reg _a , reg _b	place unsigned reg _a · reg _b + {reg _u , reg _ℓ } into {reg _u , reg _ℓ }			
SMULLcdS	reg _ℓ , reg _u , reg _a , reg _b	multiply reg _a and reg _b , place 64-bit signed result into {reg _u , reg _ℓ }			
SMLALcdS	reg _ℓ , reg _u , reg _a , reg _b	place signed reg _a · reg _b + {reg _u , reg _ℓ } into {reg _u , reg _ℓ }			

reg: register

R0 to R15	register according to number
SP	register 13
LR	register 14
PC	register 15

um: update mode

IA	increment, starting from reg
IB	increment, starting from reg + 4
DA	decrement, starting from reg
DB	decrement, starting from reg − 4

cd: condition code

AL or omitted	always
EQ	equal (zero)
NE	nonequal (nonzero)
CS	carry set (same as HS)
CC	carry clear (same as LO)
MI	minus
PL	positive or zero
VS	overflow set
VC	overflow clear
HS	unsigned higher or same
LO	unsigned lower
HI	unsigned higher
LS	unsigned lower or same
GE	signed greater than or equal
LT	signed less than
GT	signed greater than
LE	signed less than or equal

arg: right-hand argument

#imm _{8*}	immediate (rotated into 8 bits)
reg	register
reg, shift	register shifted by distance

mem: memory address

[reg, #±imm ₁₂]	reg offset by constant
[reg, ±reg]	reg offset by variable bytes
[reg _a , ±reg _b , shift]	reg _a offset by shifted variable reg _b [†]
[reg, #±imm ₁₂] !	update reg by constant, then access memory
[reg, ±reg] !	update reg by variable bytes, access memory
[reg, ±reg, shift] !	update reg by shifted variable [†] , access memory
[reg], #±imm ₁₂	access address reg, then update reg by offset
[reg], ±reg	access address reg, then update reg by variable
[reg], ±reg, shift	access address reg, update reg by shifted variable [†]

[†] shift distance must be by constant

shift: shift register value

LSL #imm ₅	shift left 0 to 31
LSR #imm ₅	logical shift right 1 to 32
ASR #imm ₅	arithmetic shift right 1 to 32
ROR #imm ₅	rotate right 1 to 31
RRX	rotate carry bit into top bit
LSL reg	shift left by register
LSR reg	logical shift right by register
ASR reg	arithmetic shift right by register
ROR reg	rotate right by register