Chapter 49 General-Purpose Input/Output (GPIO)

49.1 Introduction

NOTE

For the chip-specific implementation details of this module's instances see the chip configuration chapter.

The general-purpose input and output (GPIO) module communicates to the processor core via a zero wait state interface for maximum pin performance. The GPIO registers support 8-bit, 16-bit or 32-bit accesses.

The GPIO data direction and output data registers control the direction and output data of each pin when the pin is configured for the GPIO function. The GPIO input data register displays the logic value on each pin when the pin is configured for any digital function, provided the corresponding Port Control and Interrupt module for that pin is enabled.

Efficient bit manipulation of the general-purpose outputs is supported through the addition of set, clear, and toggle write-only registers for each port output data register.

49.1.1 Features

- Features of the GPIO module include:
 - Pin input data register visible in all digital pin-multiplexing modes
 - Pin output data register with corresponding set/clear/toggle registers
 - Pin data direction register
 - Zero wait state access to GPIO registers

NOTE

GPIO module is clocked by system clock.

49.1.2 Modes of operation

The following table depicts different modes of operation and the behavior of the GPIO module in these modes.

Table 49-1. Modes of operation

Modes of operation	Description
Run	The GPIO module operates normally.
Wait	The GPIO module operates normally.
Stop	The GPIO module is disabled.
Debug	The GPIO module operates normally.

49.1.3 GPIO signal descriptions

Table 49-2. GPIO signal descriptions

Signal	Description	I/O
PORTA31-PORTA0	General-purpose input/output	I/O
PORTB31-PORTB0	General-purpose input/output	I/O
PORTC31-PORTC0	General-purpose input/output	I/O
PORTD31-PORTD0	General-purpose input/output	I/O
PORTE31-PORTE0	General-purpose input/output	I/O

NOTE

Not all pins within each port are implemented on each device. See the chapter on signal multiplexing for the number of GPIO ports available in the device.

49.1.3.1 Detailed signal description

Table 49-3. GPIO interface-detailed signal descriptions

Signal	I/O	Description		
PORTA31-PORTA0	I/O	General-purpose input/output		
PORTB31-PORTB0		State meaning	Asserted: The pin is logic 1.	
PORTC31-PORTC0			Deasserted: The pin is logic 0.	
PORTD31-PORTD0 PORTE31-PORTE0		Timing	Assertion: When output, this signal occurs on the rising-edge of the system clock. For input, it may occur at any time and input may be asserted asynchronously to the system clock.	
			Deassertion: When output, this signal occurs on the rising-edge of the system clock. For input, it may occur at any time and input may be asserted asynchronously to the system clock.	

49.2 Memory map and register definition

Any read or write access to the GPIO memory space that is outside the valid memory map results in a bus error. All register accesses complete with zero wait states, except error accesses which complete with one wait state.

GPIO memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
400F_F000	Port Data Output Register (GPIOA_PDOR)	32	R/W	0000_0000h	49.2.1/1335
400F_F004	Port Set Output Register (GPIOA_PSOR)	32	W (always reads 0)	0000_0000h	49.2.2/1335
400F_F008	Port Clear Output Register (GPIOA_PCOR)	32	W (always reads 0)	0000_0000h	49.2.3/1336
400F_F00C	Port Toggle Output Register (GPIOA_PTOR)	32	W (always reads 0)	0000_0000h	49.2.4/1336
400F_F010	Port Data Input Register (GPIOA_PDIR)	32	R	0000_0000h	49.2.5/1337
400F_F014	Port Data Direction Register (GPIOA_PDDR)	32	R/W	0000_0000h	49.2.6/1337
400F_F040	Port Data Output Register (GPIOB_PDOR)	32	R/W	0000_0000h	49.2.1/1335

GPIO memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
400F_F044	Port Set Output Register (GPIOB_PSOR)	32	W (always reads 0)	0000_0000h	49.2.2/1335
400F_F048	Port Clear Output Register (GPIOB_PCOR)	32	W (always reads 0)	0000_0000h	49.2.3/1336
400F_F04C	Port Toggle Output Register (GPIOB_PTOR)	32	W (always reads 0)	0000_0000h	49.2.4/1336
400F_F050	Port Data Input Register (GPIOB_PDIR)	32	R	0000_0000h	49.2.5/1337
400F_F054	Port Data Direction Register (GPIOB_PDDR)	32	R/W	0000_0000h	49.2.6/1337
400F_F080	Port Data Output Register (GPIOC_PDOR)	32	R/W	0000_0000h	49.2.1/1335
400F_F084	Port Set Output Register (GPIOC_PSOR)	32	W (always reads 0)	0000_0000h	49.2.2/1335
400F_F088	Port Clear Output Register (GPIOC_PCOR)	32	W (always reads 0)	0000_0000h	49.2.3/1336
400F_F08C	Port Toggle Output Register (GPIOC_PTOR)	32	W (always reads 0)	0000_0000h	49.2.4/1336
400F_F090	Port Data Input Register (GPIOC_PDIR)	32	R	0000_0000h	49.2.5/1337
400F_F094	Port Data Direction Register (GPIOC_PDDR)	32	R/W	0000_0000h	49.2.6/1337
400F_F0C0	Port Data Output Register (GPIOD_PDOR)	32	R/W	0000_0000h	49.2.1/1335
400F_F0C4	Port Set Output Register (GPIOD_PSOR)	32	W (always reads 0)	0000_0000h	49.2.2/1335
400F_F0C8	Port Clear Output Register (GPIOD_PCOR)	32	W (always reads 0)	0000_0000h	49.2.3/1336
400F_F0CC	Port Toggle Output Register (GPIOD_PTOR)	32	W (always reads 0)	0000_0000h	49.2.4/1336
400F_F0D0	Port Data Input Register (GPIOD_PDIR)	32	R	0000_0000h	49.2.5/1337
400F_F0D4	Port Data Direction Register (GPIOD_PDDR)	32	R/W	0000_0000h	49.2.6/1337
400F_F100	Port Data Output Register (GPIOE_PDOR)	32	R/W	0000_0000h	49.2.1/1335
400F_F104	Port Set Output Register (GPIOE_PSOR)	32	W (always reads 0)	0000_0000h	49.2.2/1335
400F_F108	Port Clear Output Register (GPIOE_PCOR)	32	W (always reads 0)	0000_0000h	49.2.3/1336
400F_F10C	Port Toggle Output Register (GPIOE_PTOR)	32	W (always reads 0)	0000_0000h	49.2.4/1336


GPIO memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
400F_F110	Port Data Input Register (GPIOE_PDIR)	32	R	0000_0000h	49.2.5/1337
400F_F114	Port Data Direction Register (GPIOE_PDDR)	32	R/W	0000_0000h	49.2.6/1337

49.2.1 Port Data Output Register (GPIOx_PDOR)

This register configures the logic levels that are driven on each general-purpose output pins.

Address: Base address + 0h offset




GPIOx_PDOR field descriptions

Field	Description
PDO	Port Data Output Unimplemented pins for a particular device read as zero. Unimplemented pins for a particular device read as zero. Logic level 0 is driven on pin, provided pin is configured for general-purpose output. Logic level 1 is driven on pin, provided pin is configured for general-purpose output.

49.2.2 Port Set Output Register (GPIOx_PSOR)

This register configures whether to set the fields of the PDOR.

Address: Base address + 4h offset



GPIOx_PSOR field descriptions


Field	Description
31–0 PTSO	Port Set Output Writing to this register will update the contents of the corresponding bit in the PDOR as follows:
	0 Corresponding bit in PDORn does not change.
	1 Corresponding bit in PDORn is set to logic 1.

K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012

49.2.3 Port Clear Output Register (GPIOx_PCOR)

This register configures whether to clear the fields of PDOR.

Address: Base address + 8h offset




GPIOx_PCOR field descriptions

Field	Description
31–0 PTCO	Port Clear Output
	Writing to this register will update the contents of the corresponding bit in the Port Data Output Register (PDOR) as follows:
	0 Corresponding bit in PDORn does not change.
	1 Corresponding bit in PDORn is cleared to logic 0.

49.2.4 Port Toggle Output Register (GPIOx_PTOR)

Address: Base address + Ch offset




GPIOx_PTOR field descriptions

Field	Description
31–0 PTTO	Port Toggle Output Writing to this register will update the contents of the corresponding bit in the PDOR as follows:
	 Corresponding bit in PDORn does not change. Corresponding bit in PDORn is set to the inverse of its existing logic state.

49.2.5 Port Data Input Register (GPIOx_PDIR)

Address: Base address + 10h offset




GPIOx_PDIR field descriptions

Field	Description	
31–0 PDI	Port Data Input	
	Reads 0 at the unimplemented pins for a particular device. Pins that are not configured for a digital function read 0. If the Port Control and Interrupt module is disabled, then the corresponding bit in PDIR does not update.	
	0 Pin logic level is logic 0, or is not configured for use by digital function.1 Pin logic level is logic 1.	

49.2.6 Port Data Direction Register (GPIOx_PDDR)

The PDDR configures the individual port pins for input or output.

Address: Base address + 14h offset



GPIOx_PDDR field descriptions

Field	Description
31–0 PDD	Port Data Direction Configures individual port pins for input or output. 0 Pin is configured as general-purpose input, for the GPIO function. 1 Pin is configured as general-purpose output, for the GPIO function.

49.3 Functional description

11.14.1 Pin Control Register n (PORTx_PCRn)

Address: Base address + 0h offset + $(4d \times i)$, where i=0d to 31d



^{*} Notes:

PORTx_PCRn field descriptions

Field	Description
31–25	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
24 ISF	Interrupt Status Flag
	The pin interrupt configuration is valid in all digital pin muxing modes.
	0 Configured interrupt is not detected.
	1 Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.
23–20 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
19–16	Interrupt Configuration
IRQC	The pin interrupt configuration is valid in all digital pin muxing modes. The corresponding pin is configured to generate interrupt/DMA request as follows:
	0000 Interrupt/DMA request disabled.
	0001 DMA request on rising edge.
	0010 DMA request on falling edge.
	0011 DMA request on either edge.
	0100 Reserved.
	1000 Interrupt when logic zero.
	1001 Interrupt on rising edge.
	1010 Interrupt on falling edge.1011 Interrupt on either edge.
	1011 Interrupt on eltrer eage.

[•] Refer to the Signal Multiplexing and Signal Descriptions chapter for the reset value of this device.x = Undefined at reset.

PORTx_PCRn field descriptions (continued)

Field	Description
	1100 Interrupt when logic one.
	Others Reserved.
15 LK	Lock Register
	0 Pin Control Register fields [15:0] are not locked.
	1 Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.
14–11	This field is reserved.
Reserved 10–8	This read-only field is reserved and always has the value 0.
MUX	Pin Mux Control
	Not all pins support all pin muxing slots. Unimplemented pin muxing slots are reserved and may result in configuring the pin for a different pin muxing slot.
	The corresponding pin is configured in the following pin muxing slot as follows:
	000 Pin disabled (analog).
	001 Alternative 1 (GPIO).
	010 Alternative 2 (chip-specific).
	011 Alternative 3 (chip-specific).
	100 Alternative 4 (chip-specific).
	101 Alternative 5 (chip-specific).
	110 Alternative 6 (chip-specific).111 Alternative 7 (chip-specific).
7	This field is reserved.
Reserved	This read-only field is reserved and always has the value 0.
6	Drive Strength Enable
DSE	This bit is read only for pins that do not support a configurable drive strength.
	Drive strength configuration is valid in all digital pin muxing modes.
	0 Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.
	1 High drive strength is configured on the corresponding pin, if pin is configured as a digital output.
5 ODE	Open Drain Enable
	This bit is read only for pins that do not support a configurable open drain output.
	Open drain configuration is valid in all digital pin muxing modes.
	0 Open drain output is disabled on the corresponding pin.
	1 Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.
4 PFE	Passive Filter Enable
	This bit is read only for pins that do not support a configurable passive input filter.
	Passive filter configuration is valid in all digital pin muxing modes.
	0 Passive input filter is disabled on the corresponding pin.
	1 Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. A low pass filter of 10 MHz to 30 MHz bandwidth is enabled on the digital input path. Disable the passive
	input filter when high speed interfaces of more than 2 MHz are supported on the pin.
3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.


PORTx_PCRn field descriptions (continued)

Field	Description
2 SRE	Slew Rate Enable
ONE	This bit is read only for pins that do not support a configurable slew rate.
	Slew rate configuration is valid in all digital pin muxing modes.
	0 Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.
	1 Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.
1 PE	Pull Enable
12	This bit is read only for pins that do not support a configurable pull resistor.
	Pull configuration is valid in all digital pin muxing modes.
	0 Internal pullup or pulldown resistor is not enabled on the corresponding pin.
	1 Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.
0	Pull Select
PS	This bit is read only for pins that do not support a configurable pull resistor direction.
	Pull configuration is valid in all digital pin muxing modes.
	Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set.
	1 Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set.

11.14.2 Global Pin Control Low Register (PORTx_GPCLR)

Only 32-bit writes are supported to this register.

Address: Base address + 80h offset



PORTx_GPCLR field descriptions

Field	Description
31–16 GPWE	Global Pin Write Enable
	Selects which Pin Control Registers (15 through 0) bits [15:0] update with the value in GPWD. If a selected Pin Control Register is locked then the write to that register is ignored.
	0 Corresponding Pin Control Register is not updated with the value in GPWD.
	Corresponding Pin Control Register is updated with the value in GPWD.
15–0	Global Pin Write Data
GPWD	Write value that is written to all Pin Control Registers bits [15:0] that are selected by GPWE.

K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012