ARM assembly language reference card								
$\mathtt{MOV} cd\mathtt{S}$	reg, arg	copy argument ($S = set f$	lags) Bcd	imm_{12}	2	branch to <i>imm</i> ₁₂ words away		
$\mathtt{MVN}cd\mathtt{S}$	reg, arg	copy bitwise NOT of argu	umentBLcd	imm_{12}	2	copy PC to LR, then branch		
$\mathtt{AND} cd\mathtt{S}$	reg, reg, arg	bitwise AND	$\mathtt{BX}cd$	reg		copy reg to PC		
$\mathtt{ORR} cd\mathtt{S}$	reg, reg, arg	bitwise OR	SWIC	d imm_{24}	1	software interrupt		
$\mathtt{EOR} cd\mathtt{S}$	reg, reg, arg	bitwise exclusive-OR	LDRca	dB reg, m	nem	loads word/byte from memory		
$\mathtt{BIC} cd\mathtt{S}$	reg, reg_a, arg_b	bitwise reg_a AND (NOT	arg_b) STR ca	dB reg, m	ıem	stores word/byte to memory		
$\mathtt{ADD} cd\mathtt{S}$	reg, reg, arg	add	LDMCc	dum reg!,	mreg	loads into multiple registers		
$\mathtt{SUB} cd\mathtt{S}$	reg, reg, arg	subtract	STMCc	dum reg!,	mreg	stores multiple registers		
$\mathtt{RSB} cd\mathtt{S}$	reg, reg, arg	subtract reversed argume	nts SWPcc	$d\mathbb{B}$ reg_d ,	reg_m , [reg_n]	copies reg_m to memory at reg_n ,		
$\mathtt{ADC} cd\mathtt{S}$	reg, reg, arg	add with carry flag				old value at address reg_n to reg_d		
$\mathtt{SBC} cd\mathtt{S}$	reg, reg, arg subtract with carry flag							
RSCcdS	reg, reg, arg reverse subtract with carry flag							
$\mathtt{CMP}\mathit{cd}$	reg, arg update flags based on subtraction							
CMNcd	reg, arg update flags based on addition							
TSTcd	reg, arg update flags based on bitwise AND							
	TEQcd reg, arg update flags based on bitwise exclusive-OR							
_ :				d reg_b , places lower 32 bits into reg_d				
MLAcdS	reg_d , reg_a , re			ts of $reg_a \cdot reg_b + reg_c$ into reg_d				
UMULL cdS reg_ℓ , reg_u , reg_a , reg_b multiply reg_a and reg_b , place 64-bit unsigned result into $\{reg_u, reg_\ell\}$								
UMLAL cdS $reg_\ell, reg_u, reg_a, reg_b$ place unsigned $reg_a \cdot reg_b + \{reg_u, reg_\ell\}$ into $\{reg_u, reg_\ell\}$								
SMULL cdS reg_ℓ , reg_u , reg_a , reg_b multiply reg_a and reg_b , place 64-bit signed result into $\{reg_u, reg_\ell\}$								
SMLAL cdS reg_{ℓ} , reg_{u} , reg_{a} , reg_{b} place signed reg_{a} · reg_{b} + { reg_{u} , reg_{ℓ} } into { reg_{u} , reg_{ℓ} }								
reg: register			#imm _{8*} immediate (rotated into 8 bits)					
R0 to R15	U	ding to number	-		rotated into 8 b	ous)		
SP	register 13			register	4			
LR	register 14		reg, snijt	register smir	ted by distance			
PC	register 15		mem: memory address					
um: updat	e mode		[reg , $\#\pm imm_{12}$] reg off		reg offset by co	nstant		
IA increment, starting from reg					reg offset by variable bytes			
IB increment, starting from $reg + 4$			[reg_a , $\pm reg_b$, $shift$] reg_a offset by shifted variable reg_b^{\dagger}		hifted variable $reg_b{}^\dagger$			
DA decrement, starting from reg			[reg , $\#\pm imm_{12}$]! update reg by constant, then access memory		· · · · · · · · · · · · · · · · · · ·			
DB decrement, starting from $reg - 4$						ariable bytes, access memory		
cd: condition code						hifted variable [†] , access memory		
AL or omitted always			=			reg, then update reg by offset		
EQ	equal (zero)					reg, then update reg by variable reg, update reg by shifted variable		
NE	nonequal (nonzero)							
CS	carry set (same as HS)				† shift distance must be by constant			

ca. condition code					
AL or omitted	always				
EQ	equal (zero)				
NE	nonequal (nonzero)				
CS	carry set (same as HS)				
CC	carry clear (same as LO)				
MI	minus				
PL	positive or zero				
VS	overflow set				
VC	overflow clear				
HS	unsigned higher or same				
LO	unsigned lower				
HI	unsigned higher				
LS	unsigned lower or same				
GE	signed greater than or equal				
LT	signed less than				
GT	signed greater than				
LE	signed less than or equal				

[reg], \pm reg, shift

shift: shift register value					
LSL $\#imm_5$	shift left 0 to 31				
LSR $\#imm_5$	logical shift right 1 to 32				
ASR $\#imm_5$	arithmetic shift right 1 to 32				
ROR $\#imm_5$	rotate right 1 to 31				
RRX	rotate carry bit into top bit				
LSL <i>reg</i>	shift left by register				

logical shift right by register arithmetic shift right by register rotate right by register LSR reg ASR reg

ROR reg