

# CE221295 – PSoC 6 MCU Cryptography: True Random Number Generation

# **Objective**

This code example demonstrates generating a One-Time Password (OTP) using the True Random Number generation feature of PSoC® 6 MCU cryptography block.

## Requirements

Tool: ModusToolbox™ IDE 1.1
Programming Language: C

Associated Parts: All PSoC 6 MCU parts

Related Hardware: PSoC 6 BLE Pioneer Kit, PSoC 6 WiFi-BT Pioneer Kit, PSoC6 WiFi-Prototyping Kit

#### Overview

This example demonstrates generating a One-Time-Password (OTP) of eight characters in length. Using the True Random Number generation feature of the PSoC 6 MCU crypto block, a random number corresponding to each character of the OTP is generated. The generated random number is such that it corresponds to alpha-numeric and special characters of the ASCII code. The generated OTP is then displayed on a UART terminal emulator.

### **Hardware Setup**

This example uses the kit's default configuration. Refer to the kit guide to ensure that the kit is configured correctly.

## Software Setup

This example uses Tera Term as the UART terminal for displaying the generated OTP. If you don't have one, install one. This example uses Tera Term.

## Operation

- 1. Connect the kit to your PC using the provided USB cable.
- 2. Import the code example into a new workspace. See KBA225201.
- 3. Program the PSoC 6 MCU device. In the project explorer, select the **mainapp** project. In the Quick Panel, scroll to the **Launches** section and click the **Program (KitProg3)** configuration. Program configurations also build the code.
- 4. Open Tera Term and connect to the USB-UART bridge COM port. Set the connection to 115200 bps, 8N1.
- 5. Press the **Enter** key to generate an OTP. The generated OTP will be displayed on the UART terminal. Note that you must press the **Enter** key every time when you need to generate an OTP.

Figure 1 shows a sample output as displayed on the Tera Term UART Terminal.



Figure 1. Sample Output as Displayed on Tera Term

```
* CE221295 PSoC 6 MCU Cryptography: True Random Number Generation

* This code example demonstrates generating a One-Time Password (OTP)

* using the True Random Number generation feature of PSoC 6 MCU

* cryptography block

* UART Terminal SettingsBaud Rate : 115200 bps 8N1

*

Press Enter to Generate OTP

One-Time Password: ZAhp+Vs-

Press Enter to Generate OTP
```

## **Design and Implementation**


Random number generation is the generation of a sequence of numbers or symbols that cannot be predicted based on the previous knowledge of the generated sequence. Random number generators have applications in cryptography, statistical sampling, gambling, and other areas where producing an unpredictable result is desirable.

A true random number is generated using a hardware random number generator that generates random numbers from a physical process. The true random number generator (TRNG) in PSoC 6 MCU generates true random numbers of programmable bit size ranging from 0 to 32 bits. The TRNG relies on up to six ring oscillators to provide physical noise sources namely:

- Two fixed ring oscillators consisting of 11 and 15 inverters (RO11 and RO15).
- A fixed Galois-based ring oscillator (GARO15) and a fixed Fibonacci-based ring oscillator (FIRO15) each consisting of 15 inverters.
- A flexible Galois-based (GARO31) and a flexible Fibonacci-based oscillator (FIRO31) consisting of 31 inverters with a programmable polynomial of up to order 31.

A ring oscillator consists of a series of inverters connected in a feedback loop to form a ring. Due to (temperature) sensitivity of inverter delays, jitter is introduced on a ring's oscillating signal. The jittered oscillating signal is sampled to produce a digitized analog signal (DAS). This is done for all multiple ring oscillators. To increase entropy and to reduce the bias in DAS bits, the DAS bits are further post-processed. Post-processing produces bit samples that are considered true random bit samples. The true random bit samples are shifted into a register to provide random values of up to 32 bits. Figure 2 shows an overview of how generation of true random generation is implemented in PSoC 6 MCU.

Figure 2. True Random Number Generation in PSoC 6 MCU





Cryptographic operation in this example is based on a Client-Server model. In this example, both the Crypto Server and the Crypto Client runs on the CM4 CPU. The firmware initializes and starts the Crypto Server. The firmware then provides the configuration data required for generation of true random numbers and requests the Crypto Server to run the cryptographic operation.

In this example, an OTP of eight characters in length is generated. Using the true random number generator, a random number is generated corresponding to each character of the OTP. The generated random number is such that it corresponds to alphanumeric and special characters of the ASCII code. The generated OTP is then displayed on a UART terminal emulator. Each time, the firmware waits for the user to press the "Enter" key to generate a new OTP.

Initialize the Crypto Server

Initialize the Crypto Client and Enable Crypto Block Start UART Component

"Enter" key pressed?

Generate OTP Using the TRNG Hardware and Display on the UART Terminal

Figure 3. Firmware Flowchart

#### **Resources and Settings**

Table 1 lists the ModusToolbox resources used in this example, and how they are used in the design. For pin usage and configuration, open the **Pins** tab of the *design.modus* file.

Table 1. ModusToolbox Resources

Resource	Alias	Purpose
Serial Communication Block (SCB) – UART mode	KIT_UART	Send to and receive data from the UART Terminal.

Figure 4 highlights the non-default settings for the SCB (UART mode).






Figure 4. SCB (UART mode) Configuration

# **Reusing This Example**

This example is designed for the supported kits. To port the design to a different PSoC 6 MCU device, right-click an application project and choose **Change Device**. If changing to a different kit, you may need to reassign pins.

Table 2. Device and Pin Mapping Table Across PSoC 6 MCU Kits

Kit Name	Device Used	KIT_UART_RX	KIT_UART_TX
CY8CKIT-062-BLE	CY8C6347BZI-BLD53	P5[0]	P5[1]
CY8CKIT-062-WiFi-BT	CY8C6247BZI-D54	P5[0]	P5[1]
CY8CPROTO-062-4343W	CY8C624ABZI-D44	P5[0]	P5[1]

In some cases, a resource used by a code example (for example, an IP block) is not supported on another device. In that case, the example will not work. If you build the code targeted at such a device, you will get errors. See the device datasheet for information on what a particular device supports.

#### **Related Documents**

For a comprehensive list of PSoC 6 MCU resources, see KBA223067 in the Cypress community.

Application Notes				
AN210781 – Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity				
AN215656 – PSoC 6 MCU: Dual-CPU System Design	Describes the dual-CPU architecture in PSoC 6 MCU, and shows how to build a simple dual-CPU design			
Code Examples				
Visit the Cypress GitHub site for a comprehensive collection of code examples using ModusToolbox IDE				
Device Documentation				
PSoC 6 MCU: PSoC 63 with BLE Datasheet PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual				



Development Kits		
CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit		
CY8CKIT-062-WiFi-BT PSoC 6 WiFi-BT Pioneer Kit		
CY8CPROTO-062-4343W PSoC 6 Wi-Fi BT Prototyping Kit		
Tool Documentation		
ModusToolbox IDE	The Cypress IDE for IoT designers	

# **Cypress Resources**

Cypress provides a wealth of data at <a href="https://www.cypress.com">www.cypress.com</a> to help you to select the right device, and quickly and effectively integrate the device into your design.

For PSoC 6 MCU devices, see KBA223067 in the Cypress community for a comprehensive list of PSoC 6 MCU resources.



# **Document History**

Document Title: CE221295 – PSoC 6 MCU Cryptography: True Random Number Generation

Document Number: 002-25946

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	6482073	VKVK	02/21/2019	New code example



## **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

**USB Controllers** 

Arm® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch

Wireless Connectivity cypress.com/wireless

### **PSoC® Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

# **Cypress Developer Community**

Community | Code Examples | Projects | Videos | Blogs | Training | Components

## **Technical Support**

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

cypress.com/usb



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. Cypress does not represent, warrant, or guarantee that cypress products, or systems created using cypress products, will be free from corruption, attack, viruses, interference, hacking, data loss or theft, or other SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.