# **EG 211 Computer Architecture Assignment – 1:**

- 1.RAJANALA SAI DHEERAJ (IMT2022093)
- 2.MANNEPALLI KRISHNA SATHWIK (IMT2022045)
- > The program we chose is sorting in ascending order.
- > Algorithm in C++ (SELECTION SORT)

```
void selectionSort(int arr[], int n)
{
     int i, j, min_idx;
     for (i = 0; i < n - 1; i++) {
           min idx = i;
           for (j = i + 1; j < n; j++){
                 if (arr[j] < arr[min idx])</pre>
                       min_idx = j;
                 }
           if (min idx != i)
                 swap(arr[min_idx], arr[i]);
     }
```

#### MARS COMPILER OUTPUT:

```
Enter No. of integers to be taken as input: 8
Enter starting address of inputs(in decimal format): 268501216
Enter starting address of outputs (in decimal format): 268501280
Enter the integer: 12
Enter the integer: 14
Enter the integer: 2
Enter the integer: 7
Enter the integer: 5
Enter the integer: 11
Enter the integer: 4
Enter the integer: 8
4
5
11
12
14
-- program is finished running --
```

• THIS IS A SCREENSHOT OF THE COMPILATION OF SORTING "EIGHT" INTEGERS INTO ACSENDING ORDER.

**Explanation for sorting algorithm in Mips assembly program language:** 

## 1. Copying part:

- \$t4 and \$t5 stores address locations of input and output memory locations from \$t2 and \$t3 respectively.
- Loop2 runs from 0 to n and copies input values from input memory location to output memory location.

### 2. Sorting part:

• 1. Initialization: - \$s0 is set to 0 to act as an iterator i for the outerloop. \$s1 is set to 1 act as iterator j i.e. iterator for innerloop. \$t7 is set to n - 1, where n is the total number of integers in the array.

\$s5 is initialized to base address of the array \$t3 and is incremented such as to match address pointed by i.

\$t6 is initialized to base address of the array \$s5 and is incremented such as to match address pointed by j.

\$t8 is initialized to base address of the array \$s5 and is incremented such as to match address pointed by min\_ind.

• 2. Outer Loop (Mainloop1): - It compares the value in \$s0 (initialized as the index i) with \$t7 (n-1) to determine if the outer loop should continue. - If the condition is met, it proceeds to the inner loop to find the minimum element in the unsorted portion of the array.

- 3. Inner Loop (Loop2): It uses \$s1 as an iterator ('j') to traverse the unsorted portion of the array. Compares the elements at the indices Arr[min\_ind] [\$t4] and Arr[j] [\$t5] and updates the index of the minimum element min\_ind [\$t9] to [\$s0] if a smaller element is found.
- 4. Cycleloop: It iterates address from \$t3 to location of new min\_ind (by iterating \$t9 number of times) and stores address location in \$s4 ,this locations is later used to in swap.
- 5. Swap: If a smaller element is found in the inner loop, a swap operation is performed between new Arr[ min\_ind ] "[\$s4]" and Arr[ i ] "[\$s6]" to put it in the sorted position of the unsorted array.
- 6. Loop Control and Incrementing: After each iteration of the inner loop, the loop control and index variables (\$t6, \$s1) are updated accordingly. The program jumps back to outerloop until the entire array is sorted in outerloop [\$t8, \$s0, \$s5] are updated accordingly to maintain addresses of each variable accordingly in the registers.
- 7. sorting\_end: The program exits when the outer loop completes (endouterloop) as all elements are sorted and stored in the memory location started from "\$t3".
  - In summary, this MIPS assembly code uses nested loops to implement the Selection Sort algorithm, which repeatedly finds

the minimum element in the unsorted part of the array and swaps with the first unsorted element. This process continues until the entire array is sorted.


### Explanation for the Assembler:

- Defined dictionaries for R-format and I-format and J-format instructions separately. Another dictionary for registers and labels.
- 2. Implements an assembler that takes an instruction and generates 32-bit machine code for the respective instruction.
- 3. Reads a MIPS assembly file(mipassembler.asm), processes it and extracts labels and instructions.
- 4. I stored the labels and their addresses for instructions beq and j instructions. The addresses of those labels are stored in a dictionary register-numbers along with the registers.

#### Brief overview of how the code works:

 After defining dictionaries there is a function that converts decimal to binary and it converts the decimal input provided into required no of bits in binary.

- For the instructions such as beq and jump the addresses of labels are already stored in the dictionary.
- Now comes the if, elseif conditions that checks the instruction specifically. That is whether it's Addi or beq or j or Subi or slt or etc.... and prints the required 32-bit machine code for each instruction in mipassembler.asm.



The bottom most line here and the topmost line in the below screenshot are same

The above pasted screenshots are our assembler's output.

Now we will be pasting the screenshot of running our code in MARS (MIPS Assembler and Runtime Simulator). There will be 45 lines in both of our outputs. But the no of instructions is 44. This is happening due to the split of Subi instruction which is splitted into Addi and sub.

```
•
00100000000100000000000000000000
001000010100110000000000000000000
001000010110110100000000000000000
000100100000100100000000000000110
10001101100011110000000000000000
101011011010111100000000000000000
001000011000110000000000000000100
001000011010110100000000000000100
001000100001000000000000000000000
00001000000100000000000000000011
001000000001000000000000000000000
00100000000000010000000000000000
00000001001000010111100000100010
<u>0</u>0100000000011010000000000000000
001000010111010100000000000000000
\overline{0}00100100000111100000000000011101
001000101010111000000000000000100
00100010000110010000000000000000
0010001010111000000000000000000000
00100001011101000000000000000000
10001110101101100000000000000000
100011101010110000000000000000000
000100100010100100000000000001000
100011011100110100000000000000000
00100010001110010000000000000000
001000011010110000000000000000000
001000011100111000000000000000100
00100010001100010000000000000000
000010000001000000000000000010111
001000000001001100000000000000000
00010010011110010000000000000011
001000101001010000000000000000100
00100010011100110000000000000000
000010000001000000000000000100001
000100110011000000000000000000011
100011101001011100000000000000000
101011101001011000000000000000000
101011101011011100000000000000000
001000110001100000000000000000100
001000100001000000000000000000000
001000101011010100000000000000100
000010000001000000000000000001111
```