



Indian Institute of Technology Bombay
Department of Electrical Engineering

EE224: Digital Design

Prof. Virendra Singh

Autumn Semester 2024

Course Project Report: IITB-CPU

Final Report

Srivathsa Thotakura | 23B1305
Manepalli Revanth | 23B1223
Nenavath Dheeraj Naik | 23B1248
Sreesti Sahoo | 23B1267
Jadhav Raju | 23B1253

Contents

1	Finite State Machine Diagram	2
2	IITB CPU Architecture Block Diagram	4
3	Datapath Schematics	6
4	State and Control Signal Relationship Table	8
5	Test Case Outputs	10


Chapter 1

Finite State Machine Diagram

This diagram embodied all the states and the required decoders to integrate all the different datapaths corresponding to the given instructions in the problem statement. States 0-27 are individually defined in the Datapaths chapter.

The below diagram is a Moore machine which can be confirmed simply by the presence of decoders, meaning that the state diagram does not depend on the input but only the state. This state diagram has been realised as digital components in the next chapter.


DIAGRAM ON NEXT PAGE.



Chapter 2

IITB CPU Architecture Block Diagram

This architecture has been designed by realising the FSM in the previous chapter. It consists of units like the PC, RF, ALU, etc. SE stands for Sign Extension and CCM & CCL stand for Concatenation at Most Significant Bit and Concatenation at Least Significant Bit, respectively. Multiplexers have been used to implement all the required datapaths. Both black lines and purple lines are the same kind of connections. Essentially they have been kept in a different colour only to avoid confusion. They can be assumed to be analogous to two different layers of PCB routing. DIAGRAM ON NEXT PAGE.




Chapter 3


Datapath Schematics

The following are the datapath schematics for the instructions. They will be realised using enable signals that are described in the next chapter. Each instruction's datapath is split into blocks of executions. Common blocks have been merged to create an efficient State Machine. The states have been labeled.


ADD




SUB




MUL




ADI




AND




ORA




IMP




LHI




LLI




LW




SW




BEQ




JAL



JLR



J



Chapter 4

State and Control Signal Relationship Table

The overall architecture is being implemented using multiplexers and elements that use enable signals to work. Hence, at the top level we need to define our working using these signals and the Finite States. On the next page is a table that deals with appropriate signal's activity depending on the state of the system.

[illegible]

[illegible]

Chapter 5

Test Case Outputs

Bibliography

We have taken help from our class notes of EE224 and the book "Computer Organisation and Design" by David A. Patterson and John L. Hennessy.