

#### Indian Institute of Technology Bombay

Department of Electrical Engineering

#### EE224: Digital Design

Prof. Virendra Singh

Autumn Semester 2024

Course Project Report: IITB-CPU

Final Report

Srivathsa Thotakura | 23B1305 Manepalli Revanth | 23B1223 Nenavath Dheeraj Naik | 23B1248 Sreesti Sahoo | 23B1267

Jadhav Raju | 23B1253


#### Contents

1	Finite State Machine Diagram	2
2	IITB CPU Architecture Block Diagram	4
3	Datapath Schematics	6
4	State and Control Signal Relationship Table	8
5	Test Case Outputs	10

#### Finite State Machine Diagram


This diagram embodied all the states and the required decoders to integrate all the different datapaths corresponding to the given instructions in the problem statement. States 0-27 are individually defined in the Datapaths chapter.

The below diagram is a Moore machine which can be confirmed simply by the presence of decoders, meaning that the state diagram does not depend on the input but only the state. This state diagram has been realised as digital components in the next chapter. DIAGRAM ON NEXT PAGE.



### IITB CPU Architecture Block Diagram

This architecture has been designed by realising the FSM in the previous chapter. It consists of units like the PC, RF, ALU, etc. SE stands for Sign Extension and CCM & CCL stand for Concatenation at Most Significant Bit and Concatenation at Least Significant Bit, respectively. Multiplexers have been used to implement all the required datapaths. Both black lines and purple lines are the same kind of connections. Essentially they have been kept in a different colour only to avoid confusion. They can be assumed to be analogous to two different layers of PCB routing. DIAGRAM ON NEXT PAGE.



### **Datapath Schematics**

The following are the datapath schematics for the instructions. They will be realised using enable signals that are described in the next chapter. Each instruction's datapath is split into blocks of executions. Common blocks have been merged to create an efficient State Machine. The states have been labeled.

## **ADD**

```
S0
          PC→MemAddress
             MemData \rightarrow IR
      S1
          PC \rightarrow ALU port(A)
          +2 \rightarrow ALU port(B)
          ALU port(C) \rightarrow PC
S2
  IR[11...09] \rightarrow RF port(A_1)
  IR[08...06] \rightarrow RF port(A_2)
          RF port(D_1)\rightarrow T_1
          RF port(D_2)\rightarrow T_2
       S4
         T_1 \rightarrow ALU port(A)
          T_2 \rightarrow ALU port(B)
         ALU port(C)\rightarrowT<sub>3</sub>
S5
  IR[05...03] \rightarrow RF port(A_3)
         T_3 \rightarrow RF port(D_3)
```

## **SUB**

```
S0
          PC→MemAddress
            MemData → IR
      S1
         PC→ALU port(A)
         +2 \rightarrow ALU port(B)
         ALU port(C) \rightarrow PC
S2
  IR[11...09] \rightarrow RF port(A_1)
  IR[08...06] \rightarrow RF port(A_2)
         RF port(D_1)\rightarrow T_1
         RF port(D_2)\rightarrow T_2
      S6
         T_1 \rightarrow ALU port(A)
         T_2 \rightarrow ALU port(B)
         ALU port(C)\rightarrowT<sub>3</sub>
S5
  IR[05...03] \rightarrow RF port(A_3)
         T_3 \rightarrow RF port(D_3)
```


# MUL

```
S0
          PC→MemAddress
            MemData \rightarrow IR
         PC→ALU port(A)
         +2 \rightarrow ALU port(B)
         ALU port(C) \rightarrow PC
S2
  IR[11...09] \rightarrow RF port(A_1)
  IR[08...06] \rightarrow RF port(A_2)
         RF port(D_1)\rightarrow T_1
         RF port(D_2)\rightarrow T_2
      S7
         T_1 \rightarrow ALU port(A)
         T_2 \rightarrow ALU port(B)
         ALU port(C)\rightarrowT<sub>3</sub>
S5
  IR[05...03] \rightarrow RF port(A_3)
         T_3 \rightarrow RF port(D_3)
```


### ADI

```
S0
          PC→MemAddress
             MemData \rightarrow IR
         PC→ALU port(A)
         +2 \rightarrow ALU port(B)
         ALU port(C) \rightarrow PC
S3
  IR[11...09] \rightarrow RF port(A_1)
  IR[05...00] \rightarrow SE port(IN)
         RF port(D_1)\rightarrow T_1
         SE port(OUT)\rightarrowT<sub>2</sub>
         T_1 \rightarrow ALU port(A)
         T_2 \rightarrow ALU port(B)
         ALU port(C)\rightarrowT<sub>3</sub>
S8
  IR[08...06] \rightarrow RF port(A_3)
         T_3 \rightarrow RF port(D_3)
```


## AND



### ORA




## **IMP**




# LHI

```
S0
          PC→MemAddress
            MemData \rightarrow IR
      S1
         PC→ALU port(A)
         +2 \rightarrow ALU port(B)
         ALU port(C) \rightarrow PC
S12
  IR[11...09] \rightarrow RF port(A_3)
         IR[07...00] \rightarrow T_2
     S13
        T_2 \rightarrow CCM port(IN)
       CCM port(OUT)\rightarrowT<sub>3</sub>
         T_3 \rightarrow RF port(D_3)
```

## $\mathsf{LLI}$




# LW



# SW

```
S0
          PC→MemAddress
            MemData \rightarrow IR
      S1
         PC→ALU port(A)
         +2 \rightarrow ALU port(B)
         ALU port(C) \rightarrow PC
S15
  IR[08...06] \rightarrow RF port(A_2)
  IR[05...00] \rightarrow SE port(IN)
         RF port(D_2)\rightarrow T_2
S16
         T_2 \rightarrow ALU port(A)
                                            ALU_ADD
 SE port(OUT)\rightarrowALU port(B)
         ALU port(C)\rightarrowT<sub>3</sub>
S19
  IR[11...09] \rightarrow RF port(A_1)
         RF port(D_1)\rightarrow T_1
S20
          T_3 \rightarrow MemAddress
            T_1 \rightarrow MemData
```


BEQ



# JAL

```
S0
           PC→MemAddress
             MemData→IR
        S1
          PC→ALU port(A)
          +2 \rightarrow ALU port(B)
          ALU port(C) \rightarrow PC
  S25
    IR[11...09] \rightarrow RF port(A_3)
          PC \rightarrow RF port(D_3)
S26
    IR[05...00] \rightarrow SE port(IN)
          SE port(OUT)\rightarrow X
 X \rightarrow left shiftx1 \rightarrow ALU port(B)
          PC→ALU port(A)
          ALU port(C) \rightarrow PC
```

# JLR



J

```
PC→MemAddress
MemData→IR

S1

PC→ALU port(A)
+2→ALU port(B)
ALU port(C)→PC

S26

IR[05...00]→SE port(IN)
SE port(OUT)→ X
X→left shiftx1→ALU port(B)
PC→ALU port(A)
ALU port(C)→PC
```

### State and Control Signal Relationship Table

The overall architecture is being implemented using multiplexers and elements that use enable signals to work. Hence, at the top level we need to define our working using these signals and the Finite States. On the next page is a table that deals with appropriate signal's activity depending on the state of the system.

S17	S16	S15	S14	S13	S12	S11	S10	89	S8	<b>S7</b>	S6	S5	S4	\$3	S2	S1	SØ	
																		МI
нідн																		M2
									нісн									МЗ
												HIGH						M4
																		М5
																		М6
	нін																	M7
	нідн					нісн	нідн	нісн		нісн	нідн		нісн					M8
																		ем
	нотн																	M10
						нісн	нісн	нісн		нісн	нісн		HIGH					M11
нісн																		M12
						нісн										HIGH		M13
					HIGH													M14
																HIGH		PC-W
																		MM
																	нісн	IR-W
			нідн	нісн					нідн			нісн						RF-W
														нісн	HIGH			T1-W
		нотн			HIGH										HIGH			T2-W
	нотн		нісн	HIGH		HIGH	нідн	нісн		нідн	HIGH		HIGH					T3-W
																		Z-EN

S27	S26	S25	S24	S23	S22	<b>S21</b>	S20	S19	S18
HIGH									
							нісн		
		HIGH							
		HIGH							
					нідн				
	нідн			нідн					
					нідн				
	HIGH								
			2						
							HIGH		
		HIGH							HIGH
						HIGH		HIGH	
						нісн			
			HIGH						

Test Case Outputs

### Bibliography

We have taken help from our class notes of EE224 and the book "Computer Organisation and Design" by David A. Patterson and John L. Hennessy.