

Fig. 4. V_{OUT} vs V_{in} Noise Margin

8) By use marker $dV_{OUT}/dV_{in} = -1$.

9) Determine $V_{OH}, V_{OL}, V_{IH}, V_{IL}$.

10) Calculate the value of noise margin(NM).

$$NM_H = V_{OH} - V_{IH}$$

$$NM_L = V_{IL} - V_{OL}$$

11) Power plot is shown in Fig 5.

$$power(\mu W) = 1.8V * I_D(\mu A)$$




Fig. 5. Power plot

12) Power maximum is at mid voltage V_m .

B. CMOS inverter to determine τ_{rise}, τ_{fall} & τ_{delay}

1) The schematic diagram to calculate rise time τ_{rise} , fall time τ_{fall} & propagation delay τ_{pd} is shown in Fig 6.




Fig. 6. Schematic diagram CMOS inverter

2) At the input side V_{pulse} is applied which has period $100ns$ and pulse width $50ns$.

3) Place a capacitance $100fF$ at the V_{OUT} .

4) Calculation of rise time τ_{rise} , fall time τ_{fall} & propagation delay τ_{pd}

5) Transient analysis of signal V_{OUT} from 10% to 90% is called Rise time τ_{rise} .

6) Transient analysis of signal V_{OUT} from 90% to 10% is called Fall time τ_{fall} .

7) Difference of Transient analysis of signal V_{OUT} and V_{pulse} from 50% rise is called propagation delay low to high τ_{PLH} .

8) Difference of Transient analysis of signal V_{OUT} and V_{pulse} to 50% fall is called propagation delay high to low τ_{PHL} .

9) Average of propagation delay from low to high and high to low is called propagation delay τ_{pd} .

$$\tau_{pd} = (\tau_{PHL} + \tau_{PLH})/2$$

$$V_{10\%} = V_{min} + 10/100(V_{max} - V_{min})$$

$$V_{90\%} = V_{min} + 90/100(V_{max} - V_{min})$$

$$V_{50\%} = V_{min} + 50/100(V_{max} - V_{min})$$

10) transient analysis of V_{OUT} is shown in Fig 7.

ACKNOWLEDGMENT




Fig. 7. Transient analysis of V_{OUT}

11) Calculate rise time τ_{rise} , fall time τ_{fall} from the Fig 7.

12) Transient analysis of V_{OUT} and V_{pulse} shown in Fig 8.




Fig. 8. Transient analysis of V_{OUT} and V_{pulse}

13) Calculate the propagation delay τ_{pd} from the Fig 8.

III. OBSERVATIONS & CONCLUSIONS

The values obtained are tabulated in TABLE I and II.

TABLE I
NOISE MARGINS OF THE CMOS INVERTER

V_{OH}	V_{OL}	V_{IH}	V_{IL}	NM_H	NM_L
1.8 V	0.02285 mV	822.675 mV	501.193 mV	0.9773 V	0.50117 V

Power consumed = 32.03 μ W

TABLE II
VALUES OF τ_{rise} , τ_{fall} AND τ_D

τ_{rise}	τ_{fall}	τ_{PHL}	τ_{PLH}	τ_D
3.5646 nS	1.1175 nS	0.6224 nS	1.8295 nS	1.22595 nS