IITB-CPU Design

Submitted in partial fulfillment of the requirements of the course EE224

Shristi Shrivastava (21D070069) Devesh Soni(21D070025) Dhrumil Lotiya(21D070026) Rudraksh Sangore(21D070060)

November 30, 2022

Abstract

The goal of this project is to implement a RISC processor, being able to perform all the below given instructions (implementation described in the later sections).

1 Major Components used in our DataPath

1.1 Memory

- Stores the instruction word(16bit) as per the format specified.
- Outputs the word whenever the corresponding address location is given with help of program counter.
- Register 7 of register file is chosen as Program counter.
- Also stores data in location as per the given input, also enabled to read data from memory corresponding to the given address.

1.2 Instruction Register

• Decodes output from Instruction word to operand/destination registers/immediate value with corresponding sign extensions as required.

1.3 Register File

- Contains 8 registers with 2 set of input and output read pins 1 set of input and output write pin.
- Another port present to directly read from R7, which stores the Program counter.

1.4 ALU

- Used to increment PC value.
- Performs addition, subtraction and bitwise NAND operation according to Opcode and alu selectline.
- Also modifies the Carry-flag, Zero-flag and Equal-flag.

1.5 Temporary Registers

- Temporary registers are used to cause some delays, so that there is no case of reading and writing simultaneously for a component.
- 4 temporary registers are used , each can store 16 bits when corresponding writes are enabled , else read is enabled .

1.6 Flag Registers

- Temporary register which can store 1 bit, used to store Carry-flag and Zero-flag outputs.
- 2 flag-registers are used which can store data when write is enabled .

2 Port Maps for different components

2.1 Memory

- mem_d1: port for loading data in memory
- mem_a1 : port for address in/from which data is loaded/read
- mem_d2 : port for data out
- mem_write : memory write enable

2.2 Instruction Register

- instr_d1 : port for data in
- instr_d2 : port for data out
- instr_write: memory write enable

2.3 Register File

- rf_d1: port for loading data in register A
- rf_a1: port for address of register A in/from which data is loaded/read
- rf_d2: port for loading data in register B
- rf_a2: port for address of register B in/from which data is loaded/read
- rf_d3: port for loading data in register C
- rf_a3: port for address of register C in/from which data is loaded/read
- pc: port for Program counter signal
- rf_write : port for write enable

2.4 ALU

- alu_a: port for data in A
- alu_b : port for data in B
- alu_c : port for data out C
- flag_op: port for selecting add or NAND operation
- flag_carry: port for indicating carry flag
- flag_zero: port for indicating zero flag
- flag_equal: port for indicating equal flag

2.5 Temporary Register

4 such registers, namely t1,t2,t3 and t4 are used .

- temp16_d1: port for loading data in register
- temp16_d2: port for data out
- temp16_write: port for write enable

2.6 Flag Register

 $2~\mathrm{such}$ registers, namely carry_flag and zero_flag are used .

- flag_d1: port for loading data in register
- flag_d2: port for data out
- falg_write: port for write enable

3 Simulation




Figure 1: 1




Figure 2: 2




Figure 3: 3

Abb
$$\begin{array}{c} \text{Abb} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abc} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Abz} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \rightarrow \text{Si} \\ \text{Si} \rightarrow \text{Si}$$

Figure 4: 4




Figure 5: 5




Figure 6: 6