

THE UNIVERSITY OF TEXAS AT DALLAS
Department Of Electrical Engineering

EECT 6326 ANALOG IC DESIGN

Design of Analog Multiplier based on 2 stage Op-Amp design.


DHRUV M GHADIA

2021366612

Dmg170230@utdallas.edu

Problem Statement:

The project is aimed at designing an analog signal multiplier/AM-modulator using a OP-AMP designed for a gain of 60 dB. The multiplication is achieved by using a MOSFET in Triode region whose resistance varies with the input information signal. Thus it provides for a basic multiplier with a simple topology and low power dissipation. The Op-amp needs to have a high CMRR to achieve a good multiplication of the signals.



Design Specification of Op-amp:

Differential voltage gain: $A_{vd} \geq 60\text{dB}$.

Output voltage swing range: $\text{OVS} = V_o(\text{max}) - V_o(\text{min}) \geq 2\text{V}$.

Slew rate: $\text{SR} \geq 20 \text{ V}/\mu\text{s}$ into 2 pF .

Input common mode max: 3.0V

Input common mode min: 1.2V

Common mode rejection ratio: $\text{CMRR} \geq 60 \text{ dB}$.


Unity Gain-bandwidth: $\text{GB} \geq 30 \text{ MHz}$ with a 2 pF load capacitance.

Phase Margin: $f(\text{GB}) \geq 60^\circ$ with a 2 pF load capacitance.

Power dissipation: $P_{\text{diss}} \leq 1\text{mW}$.

Op-amp Design procedure:

OP-AMP DESIGN :




$$\text{Let } R_1 = r_{o4} \parallel r_{o2}$$

$$R_2 = r_{o6} \parallel r_{o7}$$

$$C_1 = C_{gs6} + C_{gs4} + C_{gs2}$$

$$C_2 \approx C_1$$

Small signal Model:



* OP-AMP target specifications :

- i) DC gain $\geq 60 \text{ dB}$
- ii) Gain bandwidth product $GBW \geq 30 \text{ MHz}$
- iii) Phase Margin $\geq 60^\circ$
- iv) Slew Rate $\geq 20 \text{ V}/\mu\text{s}$

- v) $V_{DD} = 3.3 \text{ V}$
- vi) Power dissipation $\leq 1 \text{ mW}$
- vii) Load capacitance $= 2 \text{ pF}$
- viii) $ICMR_{Max} = 3.0 \text{ V}$
- ix) $ICMR_{Min} = 1.2 \text{ V}$

→ For Designing we use 350 nm process
taking $L_{eff} = 500 \text{ nm}$ for all Transistors

- Used Test simulation to calculate the process Transconductance parameters

- $Nmos: \beta_{eff} = 2.161 \text{ m} \Rightarrow K'_n \approx 220 \mu$
- $Pmos: \beta_{eff} = 566.6 \mu \Rightarrow K'_p \approx 60 \mu$

→ Now first we choose a value for Compensation capacitor for a phase margin $\geq 60^\circ$

$$\therefore C_c \geq 0.22 \times C_L$$

$$C_c \geq 0.22 \times 2$$

$$C_c \geq 0.44 \text{ pF}$$

$$\therefore \text{choose } C_c = 0.8 \text{ pF}$$

→ Next we find the tail current I_5 for the differential input stage from the Slew Rate condition

$$\therefore SR = \frac{I_5}{C_c}$$

$$\therefore I_5 = SR \times C_c$$

$$\therefore I_5 = 1.20 \times 10^6 \times 0.8 \times 10^{-12}$$

$$I_5 = 16 \times 10^{-6} \text{ A}$$

\therefore we choose a tail current $I_5 = 20 \mu\text{A}$

To get (W/L) of input transistors M_1 and M_2 we use the gain bandwidth product specification

$$\therefore \text{GBW} = \frac{g_{m1}}{C_c}$$

$$\therefore \text{GBW (in Hz)} = \frac{g_{m1}}{C_c \times 2\pi}$$

$$\therefore g_{m1} = \text{GBW} \times C_c \times 2\pi$$

$$g_{m1} = 30 \times 10^6 \times 0.8 \times 10^{-12} \times 2\pi = 150 \mu\text{S}$$

\therefore we set a target $|g_{m1}| \approx 160 \mu\text{S}$

Now we know that $I_{D1} = \frac{I_{D5}}{2} = \frac{20 \mu\text{A}}{2} = 10 \mu\text{A}$

$$\text{also } g_m = \sqrt{2\beta I_{D1}}$$

$$160 \mu\text{S} = \sqrt{2 \times \beta \times I_{D1}}$$

$$\therefore (160)^2 \times 10^{-12} = 2 \times K'_n (W/L)_1 \times 10 \times 10^{-6}$$

$$\therefore \left(\frac{W}{L}\right)_{1,2} = \frac{160^2 \times 10^{-12}}{2 \times 220 \times 10^{-6} \times 10 \times 10^{-6}}$$

$$= 5.81 \sim$$

$$\boxed{\left(\frac{W}{L}\right)_{1,2} \approx 6}$$

Next we utilize the ICMR max range of 3.0V to get the $(W/L)_{3,4}$

$$ICMR_{max} = 3.0V$$

$$\therefore V_{DD} - V_{SG3} + V_{TH1} = 3.0$$

$$V_{SG3} = \sqrt{\frac{2I_{D3}}{\beta_P}} + |V_{THP}|_{max}$$

$$\therefore V_{DD} - \sqrt{\frac{2I_{D3}}{\beta_P}} - |V_{THP}|_{max} + V_{TH1}_{min} = 3.0$$

$$V_{DD} - 3.0 - |V_{THP}|_{max} + V_{TH1}_{min} = \sqrt{\frac{2I_{D3}}{\beta_P}}$$

$$(3.3 - 3.0 - |V_{THP}|_{max} + V_{TH1}_{min})^2 = \frac{2I_{D3}}{K'_P (W/L)_3}$$

$$\therefore (W/L)_3 = \frac{2I_{D3}}{K'_P (0.3 - |V_{THP}| + V_{TH1})^2}$$

from Test simulation we get

$$|V_{THP}|_{max} = 720mV$$

$$\text{and } V_{TH1}_{min} = 600mV$$

$$\therefore (W/L)_{3,4} = \frac{2 \times 10 \times 10^{-6}}{60 \times 10^{-6} (0.3 - 0.72 + 0.6)^2}$$
$$= 10.28$$

$$\boxed{(W/L)_{3,4} \approx 11}$$

Similarly we can use $ICMR_{min}$ to get the $(W/L)_5$

$$\therefore ICMR_{min} = 1.2 \text{ V}$$

$$\begin{aligned}\therefore ICMR_{min} &= V_{ovs} + V_{GS1} \\ &= \left[\sqrt{\frac{2I_{D1}}{\beta_1}} + V_{TH1} \right] + V_{DSat5}\end{aligned}$$

$$= \sqrt{\frac{2I_{D1}}{\beta_1}} + V_{TH1} + V_{DSat5}$$

$$\therefore V_{DSat5} = ICMR_{min} - \sqrt{\frac{2I_{D1}}{\beta_1}} - V_{TH1}$$

$$= 1.2 - \sqrt{\frac{2 \times 10}{220 \times 6}} - V_{TH1}$$

$$= 1.2 - 0.13 - 0.91$$

$$= 0.167 \text{ V}$$

$$V_{DSat5} \approx 0.17 \text{ V}$$

$$\therefore I_{D5} = \frac{\beta}{2} (V_{DSat5})^2$$

$$20 = \frac{K_n'}{2} (W/L)_5 (V_{DSat5})^2$$

$$40 = 220 \times (0.17)^2 (W/L)_5$$

$$\boxed{\therefore \left(\frac{W}{L} \right)_5 = 7}$$

• Design of M6

→ for 60° phase margin

$$g_{m6} \geq 10 g_{m1}$$

$$g_{m6} \geq 10 \times 160 \times 10^{-6}$$

$$g_{m6} \geq 1600 \mu S$$

→ for proper mirroring we want

$$V_{DSM3} = V_{DS4} \approx V_{DSM6}$$

$$V_{GS M3} = V_{GS M4} \approx V_{GS M6}$$

$$I_{D6} = \frac{\mu_p C_{ox}}{2} \left(\frac{W}{L} \right) (V_{GS} - |V_{THP}|)^2$$

$$\therefore \frac{(W/L)_6}{(W/L)_4} = \frac{I_{D6}}{I_{D4}} = \frac{g_{m6}}{g_{m4}}$$

$$\therefore g_{m4} = \sqrt{2 \beta I_{D4}}$$
$$= \sqrt{2 \times \mu_p C_{ox} \times 11 \times 10 \times 10^{-6}}$$

$$g_{m4} = 114.89 \mu S$$

$$[g_{m4} \approx 115 \mu S]$$

$$(W/L)_6 = \frac{g_{m6}}{g_{m4}} \times (W/L)_4$$

$$= \frac{1600 \times 10^{-6}}{115 \times 10^{-6}} \times 11$$

$$= 153.04$$

$$[(W/L)_6 \approx 154]$$

Now,

$$\frac{I_6}{I_4} = \frac{(W/L)_6}{(W/L)_4}$$

$$\therefore I_{D7} = I_{D6} = \frac{(W/L)_6}{(W/L)_4} \times I_{D4}$$

$$= \frac{154 \times 10 \times 10^{-6}}{11}$$


$$I_{D6} = 140 \mu A$$

$$\text{also } \frac{I_7}{I_5} = \frac{(W/L)_7}{(W/L)_5}$$

$$\left(\frac{W}{L}\right)_7 = \frac{I_{D7} \times (W/L)_5}{I_{D5}}$$

$$= \frac{140 \times 7}{20}$$

$$\left(\frac{W}{L}\right)_7 = 49$$



- Power dissipation = $V_{DD} \times I_{Total}$
 $= V_{DD} \times (20\mu + 20\mu + 140\mu)$
 $= 3.3 \times 200\mu$
 $= 660\mu W$

Power dissipation = 0.6 mW

+ Poles and Zeros

- $P_1 = \frac{-1}{g_{m6} \cdot (r_{o2} || r_{o4}) (r_{o6} || r_{o7}) \times C_C} = \frac{-1}{1600\mu \times 277k \times 20.42k \times 1.5}$
 $P_1 = 104.55 \text{ kHz}$

- $P_2 = \frac{g_{m6}}{C_L} = \frac{1600\mu}{2p} = 800 \text{ MHz}$

- R.H.P zero = $\frac{g_{m6}}{C_C} = \frac{1600 \times 10^{-6}}{1.5 \times 10^{-12}}$
 $= 1.066 \text{ GHz}$

* Gain of stage 1:

$$\begin{aligned} A_{v1} &= \frac{g_{m1}}{g_{ds2} + g_{ds4}} & \lambda_n &= 0.11 \\ &= \frac{2g_{m1}}{I_5(\lambda_2 + \lambda_4)} & \lambda_p &= 0.25 \\ &= \frac{2 \times 160 \mu}{20 \mu (0.25 + 0.11)} \end{aligned}$$

$$A_{v1} = 44.44$$

$$\begin{aligned} A_{v2} &= \frac{g_{m6}}{g_{ds6} + g_{ds7}} \\ &= \frac{g_{m6}}{I_c(\lambda_6 + \lambda_7)} \\ &= \frac{1600}{140(0.25 + 0.11)} \end{aligned}$$

$$A_{v2} = 31.74$$

$$\begin{aligned} \therefore \text{Total open loop gain } A_{v(0)} &= A_{v1} \cdot A_{v2} \\ &= 44.44 \times 31.74 \\ \therefore A_{v(0)} &= 1410.79 \end{aligned}$$

$$\begin{aligned} A_{v(0)} &= 20 \log(1410.79) \\ &= 62.98 \text{ dB} \end{aligned}$$

$$\boxed{A_{v(0)} \approx 63 \text{ dB}}$$

* OUTPUT VOLTAGE SWING:

$$\begin{aligned}V_{out\ min} &= V_{ov7} \\&= V_{sat7} \\&= \sqrt{\frac{2I_{D7}}{\beta}} \\&= \sqrt{\frac{2 \times 140}{220 \times 49}}\end{aligned}$$

$$\boxed{V_{out\ min} = 161\ mV}$$

$$\begin{aligned}V_{out\ max} &= V_{DD} - V_{sat6} \\&= V_{sat6} = \frac{2I_{D6}}{g_m} \\&= \frac{2 \times 140}{1600} = 175\ mV\end{aligned}$$


$$\boxed{V_{out\ max} = 3.3 - 0.175 = 3.125\ V}$$

$$\begin{aligned}\therefore \text{Total output voltage swing} &= V_{out\ max} - V_{out\ min} \\&= 3.125 - 0.161\end{aligned}$$

$$\boxed{\text{Total output voltage swing} = 2.964\ V}$$

* CMRR :

- Common mode gain
- using Half circuit analysis



we get $A_{CM} = \frac{r_{o4}/2}{\frac{1}{2g_{m2}} + r_{o5}}$

- From Cadence test simulation we get
 $\lambda_2 = 0.20$ $\lambda_4 = 0.24$ $\lambda_5 = 0.11$
 $\lambda_6 = 0.25$ $\lambda_7 = 0.11$

$$\therefore A_{CM} = \frac{1}{\frac{2\lambda_4 I_{D4}}{2g_{m2}} + \frac{1}{\lambda_5 I_{D5}}} = \frac{1}{\frac{2 \times 0.24 \times 10 \times 10^{-6}}{2 \times 160 \times 10^{-6}} + \frac{1}{0.11 \times 20 \times 10^{-6}}}$$

$$A_{CM} = 0.155$$

$$\therefore A_{CM} = 20 \log(0.155)$$

$$A_{CM} = -6.83 \text{ dB}$$


$$\therefore CMRR = \text{Gain (dB)} - A_{CM}(\text{dB})$$

$$= 63 + 6.83$$


$$CMRR = 69.83 \text{ dB}$$

Op-amp SIMULATIONS:

Schematic



Frequency response, Phase Margin, Gain Bandwidth



From the Above plots we see the differential gain $A_{dm}=64.88$ dB, GBW=32.56 MHz,

Phase Margin= $-180-(-120.7)=59.3$ degree

Slew Rate:

* Positive Slew Rate from simulation:

$$\text{Lower pulse voltage} = 1.2 \text{ V}$$

$$\text{upper pulse voltage} = 3.0 \text{ V}$$

$$\begin{aligned} 10\% \text{ of lower pulse} &= 1.2 + 0.12 \\ &= 1.32 \text{ V} \end{aligned}$$


$$\begin{aligned} 10\% \text{ of upper pulse voltage} &= 3.0 - 0.3 \\ &= 2.7 \end{aligned}$$

$$\begin{aligned} \therefore \text{Positive slew rate} &= \frac{2.7 - 1.32}{1.106 \mu\text{s} - 1.009 \mu\text{s}} \\ &= 14.22 \text{ V}/\mu\text{s} \end{aligned}$$


$$\begin{aligned} \text{Negative slew rate} &= \frac{2.7 - 1.32}{2.275 - 2.385} \\ &= 12.54 \text{ V}/\mu\text{s} \end{aligned}$$

$$\text{Total Slew Rate} = 13.38 \text{ V}/\mu\text{s}$$


Positive Slew rate: 14.22 V/us




Negative Slew Rate: 13.38 V/us




Output Voltage Swing:



We see that the output voltage V_{omax} is 3.03V and V_{omin} is 0.0835V. Total OVSR=2.9465 V




Common Mode Gain:




We get a common mode gain of -12.21 dB from simulations.

$$CMRR = 64.88 - (-12.21) = 77.09 \text{ dB}$$

Input Common Mode Range ICMR:





We see a minimum ICMR of 2.509V for which the gain stays in the 3 dB range of its value where $A_{vdm}=64.88$ dB

Power Dissipation:

Results Display Window			Help	60
Window Expressions Info				
signal	OP ("/V3" "??")			
i	-211.6u			
pwr	-698.4u			
v	3.3			


Correlation of Simulation and Hand Calculation:

Parameter	Hand-Calculation	Simulation
Differential voltage gain	63 dB	64.88 dB
Output voltage swing range	Vomin: 0.161V Vomax: 3.125V OVSR: 2.964V	Vomin: 0.083V Vomax: 3.03V OVSR: 2.947V
Phase Margin: $f(GB)$	60°	59.3°
Unity Gain-bandwidth: GB	30 MHz	32.56 MHz
Slew rate:	20 V/us	13.3 V/us
Input common mode max	3.0 V	3.15 V
Input common mode min	1.2 V	0.7 V
Common mode rejection ratio: CMRR	69.83 dB	77.09 dB
Power dissipation	0.69 mW	0.692 mW

Parameters Tweaked after Simulation:

1. Initial gain achieved was 55 dB → Increased the size of input transistors to increase g_{m1} and thus the gain.
2. Phase Margin achieved was 60° → increased the Compensation capacitor C_c to 1.5 pF to get a better phase margin at the cost of Slew rate.
3. Slew rate is less than target value as the Compensation capacitor C_c was increased.

Multiplier Theory Of Operation:



The multiplication is achieved by transistors M1 and M2 operating in the Triode region. The Drawback of the circuit is that multiplication for signals less than 1mV in amplitude with a carrier of amplitude less than 1mV cannot give a efficient output waveform. For uV level signal multiplication we need to design a more sensitive Op-amp.

The frequency ratio is also important here and the multiplier works for signals with frequency ratio f_1/f_2 less than 1/100.

The gain of the Op-amp of which is greater than 1000 limits the upper value of amplitude that can be multiplied to a few mV

The amplitude of the carrier has to be always greater than the amplitude of information signal.

The resistors $R_{f(1,2)}$ are chosen such that the ratio is $R_{f(1,2)}/R_{(1,2)}=1/100$

The size of M1 and M2 is chosen to be large as they are the input stage for the Op-amp and have to provide a larger range of operation.

$$(W/L)_{1,2} = 200$$

The resistors in the Difference amplifier stage are chosen to cancel out this ratio in the final output signal. i.e $R_{f(3)}/R_{(3,4)}=100$.

Here we have taken

Carrier: $v_1=a_1.\cos(2\pi f_1t)$, where $f_1=100$ kHz, $a_1= 10$ mV


Modualting Signal: $v_2=a_2.\cos(2\pi f_2t)$, where $f_2=1$ kHz, $a_2= 5$ mV

$$V_{CM}=2.1V, V_{Th}=0.573V$$

Thus we Select V_{G0} such that we can eliminate the common mode term from the output signal.

$$V_{G0}=V_{CM}+V_{Th}=2.1+0.573=2.573V$$

* ANALOG MULTIPLIER :



- FOR operation of the circuit as a Multiplier we have to maintain the transistor M_1 in triode region
- To get Multiplication operation we have to change this resistance with respect to the information signal

$$I_D = \frac{\beta}{2} [2(V_{GS} - V_T - V_{DS}) V_{DS} - V_{DS}^2]$$

Let $V_1 = A_1 \cos(\omega_1 t)$

$V_1 = A_1 \cos \omega_1 t$

and $V_2 = A_2 \cos \omega_2 t$

where $f_1 = 100 \times 10^3 \text{ Hz}$

i.e carrier frequency

$f_2 = 1 \times 10^3 \text{ Hz}$

i.e information signal frequency

$$I_{D1} \approx \frac{\beta}{2} [2(V_{GS} - V_T - |V_{DS}|) |V_{DS}| - |V_{DS}|^2]$$

Now, $V_{GS} = V_2 + V_{G0} = A_2 \cos(\omega_2 t) + V_{G0}$

where V_{G0} is the DC voltage such that M_1 is

in linear region of operation
and the V_{CM} of v_i is such that it satisfies
the DC voltage requirement of the OP-AMP.

$$|V_{o1s}| = v_i = A_1 \cos \omega_1 t$$

$$\therefore I_{D1} = \frac{\beta}{2} [2(V_{G0} - V_{CM} - V_T)] v_i - \frac{\beta v_i^2}{2}$$

$$= \beta [(V_{G0} - V_{CM} - V_T) + (V_{G0} - V_{CM} - V_T)] v_i - \frac{\beta v_i^2}{2}$$

$$= \beta (V_{G0} - V_{CM} - V_T) v_i + \beta V_{G0} v_i - \frac{\beta v_i^2}{2}$$

$$I_{D1} = \beta (V_{G0} - V_{CM} - V_T) v_i + \beta V_{G0} v_i - \frac{3\beta}{2} v_i^2$$

$$V_{out1} = [\beta (V_{G0} - V_{CM} - V_T) v_i + \beta V_{G0} v_i - \frac{3\beta}{2} v_i^2] R_D$$

- Now to eliminate the $\beta (V_{G0} - V_{CM} - V_T) v_i$ term
we set the DC voltage at gate of M_1 such that
 $V_{G0} = V_{CM} + V_{TH1}$

- To eliminate the $-\frac{3\beta}{2} v_i^2$ term from V_{out1}

expression we apply a 180° phase shifted information
signal

$$\therefore v_2 = A_2 \cos(\omega_2 t + 180^\circ)$$

$$v_2 = -A_2 \cos \omega_2 t$$

Now, new

$$I_{D2} = \beta (V_{G0} - V_{CM} - V_{T2}) v_i - \beta v_2 v_i - \frac{3\beta}{2} v_i^2$$

$$V_{out2} = \left[\beta(V_{G0} - V_{CM} - V_T) V_1 - \beta V_1 V_2 - \frac{3\beta V_1^2}{2} \right] \cdot R_f$$

Therefore the signals V_{out1} and V_{out2} have
by setting $V_{G0} = V_{CM} + V_T$

we let $\beta(V_{G0} - V_{CM} - V_T) V_1 \rightarrow 0$

$$\therefore V_{out1} = \left[\beta V_1 V_2 - \frac{3\beta V_1^2}{2} \right] \cdot R_f$$

$$V_{out2} = \left[-\beta V_1 V_2 - \frac{3\beta V_1^2}{2} \right] \cdot R_f$$

Therefore by passing the signals through a
difference amplifier configuration of op-amp we


eliminate the common mode term $-\frac{3\beta V_1^2}{2}$

and the product terms are differential with
equal amplitude but opposite phase.


Hence at the output of the difference
amplifier we get a

$$V_{out} = -\beta V_1 V_2 \cdot \frac{R_f}{R_i}$$


Output:(Ideal)



Schematic of Macro Model




Multiplier Schematic:




Multiplier Output: using the designed Op-amp.

For a V_{cm} closer to the ICMR min range of OP-amp i.e $V_{cm}=1V$



VCM set at half of ICMR of Op-amp i.e 2.1V gives a more balanced modulated output waveform.



Conclusion:

Thus, we have Successfully designed a multiplier and a 2-stage miller compensated Op-amp with parameters that meet the target specs and also has Low power dissipation. The multiplier is also able to provide stable performance for a wide range of signal amplitudes and frequencies and due to the Op-amps high CMRR we are able to eliminate the Common mode signals generated as byproduct of the quadratic multiplication operation. The Multiplier can be further improved by designing an OP-amp with higher CMRR and a larger range of operating frequency.