

THE UNIVERSITY OF TEXAS AT DALLAS  
Department of Electrical Engineering

EECT 7326 ADVANCED ANALOG IC DESIGN


HOMEWORK-1 Layout

DHRUV M GHADIA

2021366612


Dmg170230@utdallas.edu

## OP-Amp Schematic:






## DRC Report:




## LVS Report:





## Extracted View:



## POST LAYOUT SIMUALTION:

Pre-layout:

#	Name/Signal/Expr	Value	Plot	Save	March
1	phase	60.41			
2	GBV	21.2M			

Plotting mode: Replace


g170230/simulation/Slew\_Rate/spectre/config

Post layout:


#	Name/Signal/Expr	Value	Plot	Save	March
1	phase	58.51			
2	GBV	21.19M			

Plotting mode: Replace


## Pre-layout gain and phase:




## Post layout gain and phase:



## Difference:



## OVSR Post Simulation:



Parameter	Pre Layout Simulation	Post Layout Simulation
Dc Voltage Gain	85.3dB	85.3 dB
Output voltage swing range	Vomin: 0.15V Vomax: 1.75V	Vomin: 0.15 V Vomax: 1.75 V
Phase Margin: f(GB)	58.51°	60.8°
Unity Gain-bandwidth: GBW	21.19 MHz	22.39 MHz
Slew rate:	15.19V/ $\mu$ s	20.87 V/ $\mu$ s
Power dissipation	197.3 $\mu$ W	197.3 $\mu$ W

We see some degradation in Phase Margin, Gain Bandwidth and Slew rate as these factors depend on capacitance in circuits and due to presence of various parasitic capacitances these factors get degraded, while the DC conditions remain the same.