Experiment 20

Code:

```
module mealy010( input x,clk,res,
                 output reg Y );
  reg [2:0] cst; parameter s0=2'b00, s1=2'b01,s2=2'b10;
  always@(posedge clk or posedge res) begin
  if(res) begin
  y<=0;
  cst<=s0;
  end
  else begin
   case(cst)
    s0: begin
     if(~x) begin
              y<=0;
              cst<=s1;
             end
             else begin
              y<=0;
              cst<=s0;
             end
    end
    s1: begin
     if(x) begin
              y<=0;
              cst<=s2;
             end
             else begin
              y<=0;
              cst<=s1;
             end
    end
    s2: begin
     if(~x) begin
              y<=1;
              cst<=s0;
              end
             else begin
             y<=0;
            cst<=s0;
           end
         end
    default: cst<=s0;
   endcase
  end
end
Endmodule
```

RTL SCHEMATIC:



WAVEFORM :



Experiment - 21

Code:

```
module mealy0101(
   input x,clk,res,
         output reg y
   );
         reg [2:1] cst;
         parameter s0=2'b00,s1=2'b01,
                  s2=2'b10,s3=2'b11;
        always@(posedge clk or posedge res) begin
        if(res) begin
        y<=0;
        cst<=s0;
        end
        else begin
         case(cst)
          s0: begin
           if(~x) begin
                  y<=0;
                  cst<=s1;
                  end
                  else begin
     y<=0;
     cst<=s0;
     end
    end
    s1: begin
     if(x) begin
      y<=0;
      cst<=s2;
      end
     else begin
      y<=0;
      cst<=s1;
     end
    end
    s2: begin
     if(~x) begin
```

```
      y<=0;
      cst<=s3;
     end
     else begin
      y<=0;
      cst<=s0;
     end
          end
                s3: begin
                 if(x) begin
                  y<=1;
                  cst<=s2;
                 end
                 else begin
                  y<=0;
                  cst<=s1;
                 end
                end
                default: cst<=s0;
    endcase
   end
  end
endmodule
```

RTL SCHEMATIC:



WAVEFORM:



EXPERIMENT - 22

Code:

```
module moore110(input x,clk,res,
                        output reg y );
          reg [2:0] cst;
          parameter s0=2'b00,s1=2'b01,
                          s2=2'b10, s3=2'b11;
         always@(posedge clk or posedge res) begin
         if(res) begin
         y<=0;
         cst<=0;
         end
         else begin
          case(cst)
           s0: begin
                    y<=0;
                           if(x)
                            cst<=s1;
                           end
                 s1: begin
                    y<=0;
                           if(x)
                            cst<=s2;
                           else
                            cst<=s0;
                           end
          s2: begin
             y<=0;
                          if(~x)
                           cst<=s3;
                          else
                           cst<=s1;
                          end
                 s3: begin
                    y<=1;
                           cst<=s0;
                           end
                 default: cst<=s0;
          endcase
         end
        end
endmodule
```

RTL SCHEMATIC:



WAVEFORM:



EXPERIMENT - 23

Code:

```
module moore1101v(
        input x,clk,res,
         output reg Y);
         reg [2:0] cst;
         parameter s0=3'b000,s1=3'b001,
                 s2=3'b010,s3=3'b011,s4=3'b100;
        always@(posedge clk or posedge res) begin
        if(res) begin
        y<=0;
        cst<=s0;
        end
        else begin
         case(cst)
          s0: begin
           y<=0;
           if(x)
                   cst<=s1;
                   else
    cst<=s0;
   end
   s1: begin
           y<=0;
    if(x)
     cst<=s2;
    else
     cst<=s0;
   end
   s2: begin
           y<=0;
    if(~x)
     cst<=s3;
    else
     cst<=s2;
           end
                   s3: begin
                    y<=0;
                    if(x)
```

```
                cst<=s4;
               else
                cst<=s0;
              end
              s4: begin
               y<=1;
               if(x)
                cst<=s2;
               else
                cst<=s0;
               end
              default: cst<=s0;
    endcase
   end
  end
endmodule
```

RTL SCHEMATIC:



WAVEFORM: