|                   | (Col |
|-------------------|------|
| Enrolment Number: | 21/  |

## P P SAVANI UNIVERSITY P P SAVANI SCHOOL OF ENGINEERING 4th Semester of B.Tech Examination (1st Internal Exam)

## Subject: Computer Organization (SECE2040) Branches: CE/IT

| Date  | e: 11/02/2019, Monday] [Time: 10.15 A.M. to 11.15 A.M.] [Total Mar  | be: 201 |  |
|-------|---|---------|--|
|       | uctions:  | KS: 30] |  |
| • Fi  | igures to the right indicate full marks.  |         |  |
|       | 1 is compulsory.  |         |  |
| • D   | raw neat and clean drawings & Assume suitable data if necessary.  |         |  |
|       | , , , , , , , , , , , , , , , , , , ,   |         |  |
| Q.J   | Answer the following Questions.(Any five):  | (05)    |  |
|       | 1 is concerned with the way the hardware components operate to form   |         |  |
|       | Compared System.  |         |  |
|       | C. Computer Inches and  |         |  |
|       | c. Computer Implementation d. Computer Organization  2. The number 43 in 2's complement representation  |         |  |
|       | and a man a second letter tell esentation is  |         |  |
|       | Control Business track of the histraction in the program stored in memory is:   |         |  |
|       | b. Program Counter  |         |  |
|       | c. Status Register d. Direct Register   |         |  |
|       | 4. HLT is type of instruction.  |         |  |
|       | 5table is generated at the end of first pass of the assembler.  |         |  |
|       | what will be the size of program counter (PC) if we have moment unit with 1201  |         |  |
| Q.2.A | Words of 52 bits each.  |         |  |
| Q.2.A | 1 any Inree   | (06)    |  |
|       | a. (7562) <sub>10</sub> to binary   | . ,     |  |
|       | b. (1938) <sub>8</sub> to hexadecimal (6, 15 34)  |         |  |
|       | c. (1001.1010) <sub>2</sub> to decimal  |         |  |
|       | d. (3A) <sub>16</sub> to decimal  |         |  |
| Q.2.B | Explain Stored Program Organization with one processor register and an instruction  | (04)    |  |
|       |   | (04)    |  |
| 024   | OR ,  |         |  |
| Q.2.A | Perform the arithmetic operations in binary using signed-2's complement representation for negative numbers: $(+42) + (-13)$ and $(-42) + (-13)$  | (06)    |  |
| Q.2.B | for negative numbers: (+42) + (-13) and (-42) - (-13)   | (oo)    |  |
| Q.3.A | Demonstrate Direct and Indirect addressing with example.  | (04)    |  |
| Quan  | 1 Observed the full control of the first of | (05)    |  |
| 0.2 P | S Proportionication,  | ()      |  |
| Q.3.B | Write an assembly language program to add two numbers.  | (05)    |  |
| 004   | OR o 2  | (00)    |  |
| Q.3.A | Explain all three instruction code format of basic computer with example.   | (05)    |  |
| Q.3.B | J.D Write an assembly language program to cubtract true   |         |  |
| Q.4   | List but the tables used during second pass of assemblar Drew G   | (05)    |  |
|       | second pass of assembler.   | (05)    |  |

- Q.3.A The memory unit of a computer has 128K words of 32 bits each. The computer has (05) an instruction format with four fields: an operation code field, a mode field to specify one of 10 addressing modes, a register address field to specify one of 30 processor registers, and a memory address. Specify the instruction format and the number of bits in each field if the instruction is in one memory word.
- Q.3.B An instruction is stored at location 300 with its address field at location 301. The (05) address field has the value 400. A processor register R1 contains the number 200. Evaluate the effective address if the addressing mode of the instruction is a) Direct b) Immediate c) Relative d) Register indirect e) Index with R1 as the index register.

OR

- Q.3.A Convert the following numerical arithmetic expression into reverse polish notation (05) (postfix) and show the stack operations for evaluating the numeric result.

  (300 + 23) \* (43-21) / (84 + 7)
- Q.3.B Design a bus organized CPU having seven registers, two multiplexers (MUX), an (05) ALU and a destination decoder. Using that specify the control word for micro-operation R1 

  R3 

  R4. (OPR selection for XOR = 01100).
  - Q.4 Explain the Three-Address and Two-Address instructions with expression (A+B)\*C. (05)