

**P P SAVANI UNIVERSITY**  
**P P SAVANI SCHOOL OF ENGINEERING**  
**4<sup>th</sup> Semester of B.Tech Examination (2<sup>nd</sup> Internal Exam)**  
**Subject: Computer Organization (SECE2040)**  
**Branches: CE/IT**

[Time: 10.15 A.M. to 11.15 A.M.]

[Total Marks: 30]

**Instructions:**

- Figures to the right indicate full marks.
- Q 1 is compulsory.
- Draw neat and clean drawings & Assume suitable data if necessary.

Q.1 Answer the following Questions.(Any five):

(05)

- What will be the value of SC(Sequence Counter) during multiplication of  $45 * 10$ 
  - 010
  - 011
  - 100
  - 110
- Perform Arithmetic Shift Right on following binary number  $(110110011)_2$
- In the process of multiplication of unsigned numbers, the sign of result is decided by
  - $Q_s \oplus B_s$
  - $A_s \oplus Q_s$
  - $B_s \oplus A_s$
  - None of Above
- Which of following co-ordinates various operations using timing signals?
  - Control Unit
  - Memory Unit
  - Input/Output Unit
  - ALU
- The most efficient method for translating arithmetic expressions into machine language instructions is using
  - Prefix notation
  - Postfix Notation
  - Infix Notation
  - None of Above
- Zero Address instruction format is used for
  - RISC
  - CISC
  - Von-Neumann
  - Stack Organized

2.A Show the contents of registers E, A, Q and SC during the process of binary multiplication of two numbers, 14(multiplicand) and 10(multiplier).The signs are not included. (05)

2.B Design a Flowchart for addition and subtraction of two binary numbers A and B. (05)  
Assume that the numbers are stored in signed-magnitude representation.

2.A Show the step-by-step multiplication process using Booth algorithm when the following numbers are multiplied, +14(multiplicand) and -10(multiplier). Assume 5-bit registers that hold signed numbers. (05)

2.B Show the contents of register E, A, Q and SC during the process of division of 10010011 by 1011. (Use a dividend of eight bits). (05)