Design Document: Functional Simulator for Subset of ARM instruction set

The document describes the design aspect of myARMSim, a functional simulator for subset of ARM instruction set.

# How to execute a program:

## Use Command:

g++ main.cpp alu\_unit.cpp control\_unit.cpp dec2bin.cpp global\_variables.cpp immediate.cpp memory\_read\_write\_funcs.cpp myRISCVSim.cpp registerfile.cpp -o output.out

./output.out <filename.mc>

Where in brackets we must write the name of the file which contain assembly code of our desired program.

# Input/Output

## Input

Input to the simulator is MEM file that contains the encoded instruction and the corresponding address at which instruction is supposed to be stored, separated by space. For example:

0x0 0xE3A0200A

0x4 0xE3A03002

0x8 0xE0821003

## Functional Behavior and output

The simulator reads the instruction from instruction memory, decodes the instruction, read the register, execute the operation, and write back to the register file. The instruction set supported is same as given in the lecture notes.

The execution of instruction continues till it reaches instruction “0xFFFFFFFF”. simulator stops and writes the updated memory contents on to a memory text file.

The simulator also prints messages for each stage, for example for the third instruction above following messages are printed.

* Fetch prints:
  + “FETCH: Fetch instruction 0xE3A0200A at address 0x0”
* Decode
  + “DECODE: Operation is ADD, first operand R2, Second operand R3, destination register R1”
* Execute
  + “EXECUTE: ADD 10 and 2”
* Memory
  + “MEMORY: if (memory operation is used) : accessed memory location at ‘memory address’ “

Else : No memory operation

* Writeback
  + “WRITEBACK: if(writeback operation exists): write 12 to x[1]”

else: no writeback

Clock\_Cycle:{incremented clock cycle}

# Design of Simulator

## Data structure

## We used array for the registers and map for the memory.

## Simulator flow:

# There are two steps:

# First memory is loaded with input memory file.

# Simulator executes instruction one by one.

# For the second step, there is infinite loop, which simulates all the instruction till the instruction sequence reads “0xFFFFFFFF”.

# Next we describe the implementation of fetch, decode, execute, memory, and write-back function.

# Test plan

We test the simulator with following assembly programs:

- Fibonacci Program

- Sum of the array of N elements. Initialize an array in first loop with each element equal to its index. In second loop find the sum of this array, and store the result at Arr[N].

- Factorial Program

- Bubble Sort Program