Date:

#### **EXPERIMENT NO. 5**


AIM: Implement a common bus system with ALU, 8 registers and 1 memory unit with necessary control signals.

#### **OBJECTIVES:**


- i. Implement 16-bit ALU that is suitable for common bus system
- ii. Implement 16-bit common bus system with ALU, 8 registers and 1 memory unit

#### **CIRCUITS:**

i.





ii.




#### **OUTPUTS:**


i.
















#### **CSE-CSPIT**




























**CSE-CSPIT** 

ii.


# PC<-MEM[AR]



# CB<-PC




# CB<-AC




Page No:

# CB<-TR




Page No:

# **OUTR<-CB**



#### **CSE-CSPIT**

# **AC<-INPR**



CSE-CSPIT	CSE202-Microprocessor and Computer Organization
CONCLUSION:	
	Page No:
	1 age 110.