
# COSC175 (Systems I): Computer Organization & Design

Professor Lillian Pentecost Fall 2024

#### Warm-Up November 14

- Where we were
  - Intro to microarchitecture
  - Getting to know our Single-Cycle Processor
- Where we are going
  - Continuing with example microarchitecture for single-cycle RISC-V processor
  - Supporting more instructions, highlighting control signals
- Logistics, Reminders
  - TA help 7-9PM on Sundays, Tuesdays, Thursdays in C107
    - Use to start review of whole semester!
  - LP Office hours M 9-10:30AM, Th 2:30-4PM
  - Weekly Exercises due Friday 5PM
    - A little bit different take a look ahead of time!
  - Reading and first lab stage are extremely correlated! Take time to read and review!



#### Microarchitecture

- Multiple implementations for a single architecture, for example:
  - Single-cycle: Each instruction executes in a single cycle
  - Multicycle: Each instruction is broken up into series of shorter steps
  - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once

# RISC-V Processor: first design

- Consider subset of RISC-V instructions:
  - R-type ALU instructions:
    - add, sub, and, or, slt
  - Memory instructions:
    - 1w, sw
  - Branch instructions:
    - beq

# Single-Cycle RISC-V Processor

- Datapath (the components)
- Control (given current instruction, send signals to datapath)
- For each instruction:
  - At clock edge, <u>fetch</u> next instruction
  - <u>Decode</u> based on instruction type
  - Execute the instruction
  - Increment / <u>update PC</u>
- Choose long enough clock cycle so that this always completes before the next rising edge

# Goals for Today


- 1. Expand datapath to support sw, beq, etc.
- 2. Introduce control unit to "decode" op
- 3. Determine the *critical path* of our processor, and the resulting clock cycle

#### **Example Program:**

Address	Instruction	Type		Fields		Ma	chine Language
0x1000 L7:	lw x6, -4(x9)	I	imm <sub>11:0</sub> 1111111111100	<b>rs1 f3</b> 01001 010	<b>rd</b> 00110	<b>op</b> 0000011	FFC4A303
0x1004	sw x6, 8(x9)	S	imm <sub>11:5</sub> rs2 0000000 00110	<b>rs1 f3</b> 01001 010	<b>imm<sub>4:0</sub></b> 01000	<b>op</b> 0100011	0064A423
0x1008	or x4, x5, x6	R	funct7 rs2 0000000 00110	<b>rs1 f3</b> 00101 110	<b>rd</b> 00100	<b>op</b> 0110011	0062E233
0x100C	beq x4, x4, L7	В	imm <sub>12,10:5</sub> rs2 1111111 00100	<b>rs1 f3</b> 00100 000	<b>imm<sub>4:1,11</sub></b> 10101	<b>op</b> 1100011	FE420AE3

#### Single-Cycle Datapath: SW

- Immediate: now in {instr[31:25], instr[11:7]}
- Add control signals: ImmSrc, MemWrite



## Single-Cycle Datapath: Immediate

ImmSrc	ImmExt	Instruction Type
0	{{20{instr[31]}}, instr[31:20]}	I-Type
1	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type




31:20	19:15	14:12	11:7	6:0
imm <sub>11:0</sub>	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits

#### S-Type

31:25	24:20	19:15	14:12	11:7	6:0
imm <sub>11:5</sub>	rs2	rs1	funct3	imm <sub>4:0</sub>	ор
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits


#### Single-Cycle Datapath: SW

- Immediate: now in {instr[31:25], instr[11:7]}
- Add control signals: ImmSrc, MemWrite




## Single-Cycle Datapath: R-type

- Read from rs1 and rs2 (instead of imm)
- Write ALUResult to rd




#### Single-Cycle Datapath: beq

#### Calculate target address: PCTarget = PC + imm




## Single-Cycle Datapath: ImmExt

ImmSrc <sub>1:</sub>	ImmExt	Instruction Type
0		
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	В-Туре




#### Single-Cycle RISC-V Processor

With our updated datapath, where are all these blue signals coming from? How determined?




## Single-Cycle RISC-V Processor




# Single-Cycle Control

**High-Level View** 




#### **Low-Level View**



## Single-Cycle Control: Main Decoder

ор	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	Х	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	Х	1	01



#### Single-Cycle Control: ALU Decoder

ALUOp	funct3	op <sub>5</sub> , funct <sup>7</sup> 5	Instruction	ALUControl 2:0
00	х	x	lw, sw	000 (add)
01	х	х	beq	001 (subtract)
10	000	00, 01, 10	add	000 (add)
	000	11	sub	001 (subtract)
	010	х	slt	101 (set less than)
	110	х	or	011 (or)
	111	х	Slt	010 (and)


op<sub>5</sub>
funct3<sub>2:0</sub>
funct7<sub>5</sub>

ALU
Decoder

ALUOp<sub>1:0</sub>

# Example: and

ор	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10




#### **Processor Performance**

Okay, but how long does this take?

#### **Program Execution Time**


- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x  $T_c$

## Single-Cycle Processor Performance



 $T_c$  limited by critical path (1w)

## Single-Cycle Processor Performance



#### $T_c$ limited by critical path (lw)

$$T_{c\_single} = t_{pcq\_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

#### Single-Cycle Processor Performance

#### • Single-cycle critical path:

$$T_{c\_single} = t_{pcq\_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

#### Typically, limiting paths are:

- memory, ALU, register file

- So, 
$$T_{c\_single}$$
 =  $t_{pcq\_PC}$  +  $t_{mem}$  +  $t_{RFread}$  +  $t_{ALU}$  +  $t_{mem}$  +  $t_{mux}$  +  $t_{RFsetup}$  =  $t_{pcq\_PC}$  +  $2t_{mem}$  +  $t_{RFread}$  +  $t_{ALU}$  +  $t_{mux}$  +  $t_{RFsetup}$ 

#### Check-In from last time: what is my clock cycle?

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_{ m PC}}$	40
Register setup	t <sub>setup</sub>	50
Multiplexer	$t_{ m mux}$	30
AND-OR gate	$t_{ m AND-OR}$	20
ALU	$t_{ m ALU}$	120
Decoder (Control Unit)	$t_{ m dec}$	25
Extend unit	$t_{ m ext}$	35
Memory read	$t_{ m mem}$	200
Register file read	$t_{RF\mathrm{read}}$	100
Register file setup	$t_{RF  m setup}$	60
$_{\text{single}} = t_{pcq\_PC} + 2t_{\text{r}}$		$t_{\text{LU}} + t_{\text{mux}} + t_{RF}$ setur
= (40 + 2*200)	+100 + 120 + 3	0 + 60) ps = <b>750</b> p


# **Today's Check-In:** Calculate Program Execution

With a partner, on a notecard:

1. For this single-cycle processor design, how long does it take to execute a program with 100 billion instructions?

Show your work, and jot down any additional questions you have about our single-cycle design so far.

#### Preview for next time: smaller steps



#### Wrap-Up November 14



- Coming up next!
  - Exploring & testing your first processor design!
  - Keeping both the programmer AND microarchitectural perspective in mind
    - As you complete the weekly exercises, think about the way each high-level operation will be broken down into instructions, then interact with your datapath!
- Logistics, Reminders
  - TA help 7-9PM on Sundays, Tuesdays, Thursdays in C107
  - LP Office hours M 9-10:30AM, Th 2:30-4PM
  - Weekly Exercises due Friday 5PM
  - Pay attention to deliverables, stay in sync with material AND begin your review of first half of the semester
- FEEDBACK
  - https://forms.gle/5Aafcm3iJthX78jx6

# Today's Check-In: Calculate Program Execution

With a partner, on a notecard:

1. For this single-cycle processor design, how long does it take to execute a program with 100 billion instructions?

Execution Time = # instructions x CPI x  $T_c$ =  $(100 \times 10^9)(1)(750 \times 10^{-12} \text{ s})$ = 75 seconds