


# COSC175 (Systems I): Computer Organization & Design





















Professor Lillian Pentecost  
Fall 2024



# Warm-Up November 14

- Where we were
  - Intro to microarchitecture
  - Getting to know our Single-Cycle Processor
- Where we are going
  - Continuing with example microarchitecture for single-cycle RISC-V processor
  - Supporting more instructions, highlighting control signals
- Logistics, Reminders
  - TA help 7-9PM on Sundays, Tuesdays, Thursdays in C107
    - Use to start review of whole semester!
  - LP Office hours M 9-10:30AM, Th 2:30-4PM
  - Weekly Exercises due Friday 5PM
    - A little bit different – take a look ahead of time!
  - Reading and first lab stage are **extremely** correlated! Take time to read and review!

Application Software		Application Software	
Operating Systems		Operating Systems	
Architecture		Architecture	
Micro-architecture		Micro-architecture	
Logic		Logic	
Digital Circuits		Digital Circuits	
Analog Circuits		Analog Circuits	
Devices		Devices	
Physics		Physics	

# Microarchitecture

- **Multiple implementations** for a single architecture, for example:
  - **Single-cycle:** Each instruction executes in a single cycle
  - **Multicycle:** Each instruction is broken up into series of shorter steps
  - **Pipelined:** Each instruction broken up into series of steps & multiple instructions execute at once

# RISC-V Processor: first design

- Consider **subset** of RISC-V instructions:
  - R-type ALU instructions:
    - **add, sub, and, or, slt**
  - Memory instructions:
    - **lw, sw**
  - Branch instructions:
    - **beq**

# Single-Cycle RISC-V Processor

- Datapath (the components)
- Control (given current instruction, send signals to datapath)
- For each instruction:
  - At clock edge, fetch next instruction
  - Decode based on instruction type
  - Execute the instruction
  - Increment / update PC
- Choose long enough clock cycle so that this always completes before the next rising edge

# Goals for Today


1. Expand datapath to support **sw**, **beq**, etc.
2. Introduce control unit to “decode” op
3. Determine the ***critical path*** of our processor, and the resulting clock cycle

## Example Program:

Address	Instruction	Type	Fields					Machine Language	
0x1000	L7: lw x6, -4(x9)	I	imm <sub>11:0</sub>	rs1	f3	rd	op		
			111111111100	01001	010	00110	0000011	FFC4A303	
0x1004	sw x6, 8(x9)	S	imm <sub>11:5</sub>	rs2	rs1	f3	imm <sub>4:0</sub>	op	
			0000000	00110	01001	010	01000	0100011	0064A423
0x1008	or x4, x5, x6	R	funct7	rs2	rs1	f3	rd	op	
			0000000	00110	00101	110	00100	0110011	0062E233
0x100C	beq x4, x4, L7	B	imm <sub>12,10:5</sub>	rs2	rs1	f3	imm <sub>4:1,11</sub>	op	
			1111111	00100	00100	000	10101	1100011	FE420AE3

# Single-Cycle Datapath: *sw*

- **Immediate:** now in {instr[31:25], instr[11:7]}
- **Add control signals:** ImmSrc, MemWrite




Address	Instruction	Type	Fields					Machine Language	
0x1004	sw x6, 8(x9)	S	imm <sub>11:5</sub>	rs2	rs1	f3	imm <sub>4:0</sub>	op	0064A423
			0000000	00110	01001	010	01000	0100011	


# Single-Cycle Datapath: Immediate

ImmSrc	ImmExt	Instruction Type
0	{{20{instr[31]}}, instr[31:20]}	I-Type
1	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type

## I-Type




## S-Type





# Single-Cycle Datapath: *sw*


- **Immediate:** now in {instr[31:25], instr[11:7]}
- **Add control signals:** ImmSrc, MemWrite



Address	Instruction	Type	Fields					Machine Language	
0x1004	sw x6, 8(x9)	S	imm <sub>11:5</sub>	rs2	rs1	f3	imm <sub>4:0</sub>	op	0064A423
			0000000	00110	01001	010	01000	0100011	

# Single-Cycle Datapath: R-type


- Read from **rs1** and **rs2** (instead of **imm**)
- Write *ALUResult* to **rd**



Address	Instruction	Type	Fields					Machine Language	
0x1008	or x4, x5, x6	R	funct7	rs2	rs1	f3	rd	op	0062E233
			0000000	00110	00101	110	00100	0110011	

# Single-Cycle Datapath: beq

Calculate **target address**:  $PCTarget = PC + imm$



Address	Instruction	Type	Fields						Machine Language
			imm <sub>12,10:5</sub>	rs2	rs1	f3	imm <sub>4:1,11</sub>	op	
0x100C	beq x4, x4, L7	B	1111111	00100	00100	000	10101	1100011	FE420AE3

# Single-Cycle Datapath: ImmExt

ImmSrc <sub>1</sub> :	ImmExt	Instruction Type
0		
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	B-Type

## I-Type



## S-Type




## B-Type




# Single-Cycle RISC-V Processor

With our updated datapath, where are all these blue signals coming from? How determined?




Address	Instruction	Type	Fields				Machine Language
0x100C	beq x4, x4, L7	B	imm <sub>12,10:5</sub>	rs2	rs1	f3	imm <sub>4:1,11</sub> op
			11111111	00100	00100	000	10101 1100011
							FE420AE3

# Single-Cycle RISC-V Processor




# Single-Cycle Control

## High-Level View




## Low-Level View



# Single-Cycle Control: Main Decoder


op	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	X	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	X	1	01






# Single-Cycle Control: ALU Decoder

ALUOp	funct3	op <sub>5</sub> , funct7 <sub>5</sub>	Instruction	ALUControl <sub>2:0</sub>
00	x	x	<b>lw, sw</b>	000 (add)
01	x	x	<b>beq</b>	001 (subtract)
10	000	00, 01, 10	<b>add</b>	000 (add)
	000	11	<b>sub</b>	001 (subtract)
	010	x	<b>slt</b>	101 (set less than)
	110	x	<b>or</b>	011 (or)
	111	x	<b>sllt</b>	010 (and)



# Example: and

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10



# Processor Performance


Okay, but *how long does this take?*

## Program Execution Time

= (#instructions)(cycles/instruction)(seconds/cycle)


= # instructions x CPI x  $T_c$

# Single-Cycle Processor Performance



$T_c$  limited by critical path (1w)

# Single-Cycle Processor Performance



$T_c$  limited by critical path (lw)

$$T_{c\_single} = t_{pcq\_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

# Single-Cycle Processor Performance

- **Single-cycle critical path:**

$$T_{c\_single} = t_{pcq\_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- **Typically, limiting paths are:**

- memory, ALU, register file

- So,  $T_{c\_single} = t_{pcq\_PC} + t_{mem} + t_{RFread} + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$   
 $= t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$

# Check-In from last time: what is my clock cycle?

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{setup}$	50
Multiplexer	$t_{mux}$	30
AND-OR gate	$t_{AND-OR}$	20
ALU	$t_{ALU}$	120
Decoder (Control Unit)	$t_{dec}$	25
Extend unit	$t_{ext}$	35
Memory read	$t_{mem}$	200
Register file read	$t_{RFread}$	100
Register file setup	$t_{RFsetup}$	60

$$\begin{aligned}T_{c\_single} &= t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup} \\ &= (40 + 2*200 + 100 + 120 + 30 + 60) \text{ ps} = \mathbf{750 \text{ ps}}\end{aligned}$$

# *Today's Check-In:* Calculate Program Execution


With a partner, on a notecard:

1. For this single-cycle processor design, how long does it take to execute a program with 100 billion instructions?

Show your work, and jot down any additional questions you have about our single-cycle design so far.



# Preview for next time: smaller steps



$T_c$  limited by critical path (lw)

$$T_{c\_single} = t_{pcq\_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

# Wrap-Up November 14

---



- Coming up next!
  - Exploring & testing your first processor design!
  - Keeping both the programmer AND microarchitectural perspective in mind
    - As you complete the weekly exercises, think about the way each high-level operation will be broken down into instructions, then interact with your datapath!
- Logistics, Reminders
  - TA help 7-9PM on Sundays, Tuesdays, Thursdays in C107
  - LP Office hours M 9-10:30AM, Th 2:30-4PM
  - Weekly Exercises due Friday 5PM
  - Pay attention to deliverables, stay in sync with material AND begin your review of first half of the semester
- FEEDBACK
  - <https://forms.gle/5Aafcm3iJthX78jx6>

# Today's Check-In: Calculate Program Execution

With a partner, on a notecard:

1. For this single-cycle processor design, how long does it take to execute a program with 100 billion instructions?

$$\begin{aligned}\textbf{Execution Time} &= \# \text{ instructions} \times \text{CPI} \times T_c \\ &= (100 \times 10^9)(1)(750 \times 10^{-12} \text{ s}) \\ &= \textbf{75 seconds}\end{aligned}$$