
COSC175 (Systems I): Computer Organization & Design

Professor Lillian Pentecost Fall 2024

Warm-Up November 19

- Where we were
 - Alternative Microarchitectures
- Where we are going
 - Supporting more instructions, highlighting control signals
- Logistics, Reminders
 - TA help 7-9PM on Sundays, Tuesdays, Thursdays in C107
 - Use to start review of whole semester!
 - LP Office hours M 9-10:30AM, Th 2:30-4PM
 - Weekly Exercises due Friday 5PM
 - You should have completed Part 0-3, Part 5 of last week's lab, and attempted Part 4 (documenting any issues you had)
 - ATTEND FACULTY CANDIDATE TALK TODAY AT 4:30PM in A131, WITH SNACKS @ 4PM in C209
 - If you attend at least 3 candidate talks, then send me an email including 1 thing you learned from each talk, I'll give you 5% extra credit on any previous lab report



Single- vs. Multicycle Processor

Single-cycle:

- + simple
- cycle time limited by longest instruction (lw)
- separate memories for instruction and data
- 3 adders/ALUs

Multicycle:

- + higher clock speed
- + simpler instructions run faster
- + reuse expensive hardware on multiple cycles
- sequencing overhead paid many times

Same design steps as single-cycle:

- first datapath
- then control

Goals for Today


- Incrementally develop a multi-cycle RISC-V processor design (by executing a lw step-by-step)
- Keep in mind: what are the pros and cons of this design vs. single-cycle?
- How is the performance?


Same design steps as single-cycle:

- first datapath
- then control

Multicycle State Elements


Replace separate Instruction and Data memories with a **single unified memory** – more realistic






Multicycle Datapath: Instruction Fetch

STEP 1: Fetch instruction




Multicycle Datapath: lw Get Sources

STEP 2: Read source operand from RF and extend immediate



Multicycle Datapath: 1w Address


STEP 3: Compute the memory address






Multicycle Datapath: 1w Memory Read


STEP 4: Read data from memory





Multicycle Datapath: 1w Write Register


STEP 5: Write data back to register file






Multicycle Datapath: Increment PC

STEP 6: Increment PC: PC = PC+4



Multicycle RISC-V Processor: control


How does this control unit act differently than in our single cycle?




Multicycle RISC-V Processor: control

- Execution across multiple clock cycles
- The controller produces different signal(s) depending on which stage of execution (fetch, decode, etc.)
- We will construct an FSM that defines the required signals, depending on the stage and type of instruction execution

Multicycle Control High-Level View




Low-Level View



ALU Decoder same as single-cycle


Multicycle Control: Main FSM



To declutter FSM:

- Write enable signals (RegWrite, MemWrite, IRWrite, PCUpdate, and Branch) are 0 if not listed in a state.
- Other signals are don't care if not listed in a state

Main FSM: Fetch (S0)




Extend

ImmExt


Result

Main FSM: Decode (S1)


ImmSrc is determined by the **Instruction Decoder**




Main FSM: Generate Address (S2)




Main FSM: Read Memory (S3)



Main FSM: Read Memory (S3)




Main FSM: Write Back to RF (S4)




Main FSM: Fetch Revisited (S0)


Opportunity to combine steps:
Calculate PC+4
during Fetch stage (ALU isn't being used)




Main FSM: Fetch (PC+4) Datapath




Fetch Instruction and Increment PC




Main FSM: add support for SW



Main FSM: Add support for R-Type: Execution




Main FSM: Add support for R-Type: ALU Write Back




Main FSM: add support for beq

- Need to calculate:
 - Branch Target Address
 - **rs1 rs2** (to see if equal)
- ALU isn't being used in Decode stage
 - Use it to calculate Target Address (PC + imm)
- Don't add more states if HW is underutilized during an existing state!

Main FSM: Update decode to support beq




Main FSM: support (rs1 - rs2) for beq



Main FSM: Datapath including beq


S10: BEQ
ALUSrcA = 10
ALUSrcB = 00
ALUOp = 01
ResultSrc = 00
Branch

Compare registers Send Target PC (ALUOut) to PCNext



Multicycle Processor Performance


- Instructions take different number of cycles:
 - 3 cycles: beq
 - 4 cycles: R-type, addi, sw , jal
 - 5 cycles: lw
- Revisit our expression for program performance
 - What information do we need?



Multicycle Processor Performance

- Instructions take different number of cycles:
 - 3 cycles: beq
 - 4 cycles: R-type, addi, sw , jal
 - 5 cycles: lw
- Revisit our expression for program performance
 - What information do we need?

CPI (cycles per instruction) Clock Cycle (seconds)




Multicycle Processor Performance: CPI

- Instructions take different number of cycles:
 - 3 cycles: beq
 - 4 cycles: R-type, addi, sw , jal
 - 5 cycles: lw
- CPI is weighted average, depends on frequency of different types of instructions
- SPECINT2000 benchmark (a "standard" set of programs):
 - 25% loads
 - **10**% stores
 - 13% branches
 - **52**% R-type

```
Average CPI = (0.13)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12
```

Multicycle Critical Path: cycle length



Multicycle Processor Performance

Multicycle critical path:

- Assumptions:
 - RF is faster than memory

$$T_{c_multi} = t_{pcq} + t_{dec} + 2t_{mux} + max(t_{ALU}, t_{mem}) + t_{setup}$$

Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t _{pcq_} PC	40
Register setup	t _{setup}	50
Multiplexer	t _{mux}	30
AND-OR gate	t _{AND-OR}	20
ALU	$t_{\sf ALU}$	120
Decoder (Control Unit)	t _{dec}	25
Extend unit	$t_{ m dec}$	35
Memory read	$t_{\sf mem}$	200
Register file read	t RFread	100
Register file setup	t _{RFsetup}	60
$t_{\text{multi}} = t_{pcq} + t_{\text{dec}} + 2t_{\text{mux}} + \max(t_{\text{ALU}}, t_{\text{mem}}) + t_{\text{setup}}$		
= $(40 + 25 + 2*30 + 200 + 50)$ ps = 375 ps		

Multicycle Performance Example

For a program with 100 billion instructions executing on a multicycle RISC-V processor

- **CPI** = 4.12 cycles/instruction
- Clock cycle time: $T_{c multi}$ = 375 ps

Execution Time = (# instructions) × CPI × T_c = $(100 \times 10^9)(4.12)(375 \times 10^{-12})$

- = 155 seconds

This is *slower* than the single-cycle processor (75 sec.)

Wrap-Up November 19



- Coming up next!
 - More microarchitecture
 - Keeping both the programmer AND microarchitectural perspective in mind
 - As you complete the weekly exercises, think about the way each high-level operation will be broken down into instructions, then interact with your datapath!
- Logistics, Reminders
 - TA help 7-9PM on Sundays, Tuesdays, Thursdays in C107
 - LP Office hours M 9-10:30AM, Th 2:30-4PM
 - Weekly Exercises due Friday 5PM
 - ATTEND FACULTY CANDIDATE TALK TODAY AT 4:30PM in A131, WITH SNACKS @ 4PM in C209
 - If you attend at least 3 candidate talks, then send me an email including 1 thing you learned from each talk, I'll give you 5% extra credit on any previous lab report
- FEEDBACK
 - https://forms.gle/5Aafcm3iJthX78jx6