

GRENOBLE INP – ENSIMAG

3rd year – M2 AI

N-Body Simulation

CPU/GPU Hybrid Implementation with Barnes-Hut

GPU Computing — Project Report

Author: BODIN Jules

Date: February 2026

Contents

1	Introduction	2
2	Algorithms	2
2.1	Direct N^2	2
2.2	Barnes-Hut	3
3	CUDA Implementation	3
3.1	Hybrid CPU/GPU Design	3
3.2	Per-Step Pipeline	4
3.3	Skip Pointers and Traversal Sentinel	4
4	Optimizations	5
4.1	Morton Curve Sorting	5
4.1.1	Problem: Warp Divergence	5
4.1.2	Solution: Z-Order Curve	5
4.2	Compact GPU Node Structure	7
4.3	Shared Memory for Upper Tree Levels	7
4.4	Block Size: 128 vs. 256	8
4.5	Pinned Memory and Asynchronous Transfers	8
4.6	Persistent GPU Buffers	9
5	Results and Discussion	9
5.1	Experimental Setup	9
5.2	Raw Results	10
5.3	Analysis	10
5.4	Limitations and Future Work	10
6	Conclusion	11
A	Build and Run	11

1 Introduction

The N-body problem simulates the gravitational dynamics of N point masses. The net acceleration of body i is:

$$\mathbf{a}_i = G \sum_{j \neq i} \frac{m_j (\mathbf{r}_j - \mathbf{r}_i)}{(\|\mathbf{r}_j - \mathbf{r}_i\|^2 + \varepsilon^2)^{3/2}} \quad (1)$$

where ε is a softening parameter that prevents singularities at close range. Direct evaluation is $\mathcal{O}(N^2)$ per step, which limits interactive simulations to $N \lesssim 10^4$ on a CPU.

N-body units. The simulator uses $G = 1$ throughout, which corresponds to the standard N-body unit system [1]. In this system, units of length, mass, and time are chosen so that $G = 1$ and the total mass $M = 1$, keeping all dynamically relevant quantities of order unity. This convention eliminates the numerical constant from equation (1) and avoids the floating-point scaling issues that arise with SI units, where $G \approx 6.674 \times 10^{-11}$ would require careful rescaling of masses and distances to prevent underflow or overflow. It is the standard choice in gravitational N-body codes.

This project implements an N-body simulator in Rust with two algorithms (direct N^2 and Barnes-Hut) on two backends (CPU and GPU). The GPU kernels are written in CUDA C++ in `kernel.cu` and `barnes_hut.cu`, compiled by `nvcc` and called from Rust via an `extern "C"` FFI boundary. The focus of this report is the GPU implementation and the optimizations that make Barnes-Hut efficient on SIMT hardware.

2 Algorithms

2.1 Direct N^2

Every body computes its interaction with all $N - 1$ others: one thread per body, independent computations, no data dependencies. The kernel in `kernel.cu` uses `blockSize = 256` and a standard grid layout:

```

1  __global__ void compute_forces_nsquare(
2      const float * __restrict__ pos_x,
3      const float * __restrict__ pos_y,
4      const float * __restrict__ masses,
5      float        * __restrict__ acc_x,
6      float        * __restrict__ acc_y,
7      int n, float epsilon_sq, float G)

```

```

8 {
9     int i = blockIdx.x * blockDim.x + threadIdx.x;
10    if (i >= n) return;
11    ...
12    float inv_r = rsqrtf(dist_sq + epsilon_sq);
13    float inv_r3 = inv_r * inv_r * inv_r;
14    float factor = G * masses[j] * inv_r3;
15 }
16 // Launch:
17 int blockSize = 256;
18 int gridSize = (n + blockSize - 1) / blockSize;
19 compute_forces_nsquare<<<gridSize, blockSize>>>(...);

```

Listing 1: N^2 kernel signature and grid launch (kernel.cu, lines 10–22, 143–154).

This algorithm is embarrassingly parallel with high arithmetic intensity, so it scales well on GPU without any shared memory optimization.

2.2 Barnes-Hut

Barnes-Hut reduces complexity to $\mathcal{O}(N \log N)$ by approximating groups of distant bodies as a single mass. The domain is recursively subdivided into a quadtree (2D) or octree (3D). For each body, the tree is traversed: a cell of geometric size s at distance d is treated as a single point mass if

$$\frac{s}{d} < \theta \quad (2)$$

The parameter θ (default 1.0) controls the accuracy-performance tradeoff. The implementation supports both 2D and 3D via compile-time flags `-DVEC2` / `-DVEC3`.

3 CUDA Implementation

3.1 Hybrid CPU/GPU Design

Tree construction has fundamental sequential data dependencies: inserting body B may require subdividing a leaf created by body A . It therefore runs on the CPU. Force computation is independent across bodies and runs on the GPU. This hybrid design avoids the complexity of a fully GPU-resident construction algorithm while keeping the dominant cost (force evaluation) massively parallel.

3.2 Per-Step Pipeline

Figure 1 shows the complete data flow for one Barnes-Hut GPU step, as implemented in `cuda_barnes_hut_forces()` in `barnes_hut.cu` (lines 687–875).




Figure 1: Per-step pipeline (`cuda_barnes_hut_forces`, `barnes_hut.cu`). Grey = CPU, blue = GPU, orange = PCIe transfer.

3.3 Skip Pointers and Traversal Sentinel

Rather than a recursive traversal, each tree node stores two navigation fields (declared in `BNode` and mirrored in `BNodeGPU`):

- **children**: index of the first child (0 = leaf);
- **next**: index of the next node after skipping this entire subtree.

When the opening criterion (equation 2) is satisfied, the traversal jumps to `node.next` in $O(1)$, with no recursive call and no stack. The root is initialized with `next = -1` as an end-of-traversal sentinel (line 784 of `barnes_hut.cu`). Using `-1` rather than `0` is deliberate: the root itself has index 0, so a link to 0 would be indistinguishable from a valid back-edge.

The traversal loop in the GPU kernel terminates when `node < 0`:

```

1  int node = 0;
2  while (node >= 0) {
3      BNodeGPU nd = (node < to_load) ? smem[node] : nodes[node];
4      if (nd.mass == 0.0f) { node = nd.next; continue; }
5
6      float cell_sq = (nd.half_size * 2.0f) * (nd.half_size * 2.0f
7          );
8      bool is_leaf = (nd.children == 0);
9      bool is_far = (cell_sq < dist_sq * theta_sq);
10
11     if (is_leaf || is_far) {
12         float inv_r = rsqrtf(dist_sq + epsilon_sq);
13         float inv_r3 = inv_r * inv_r * inv_r;
14         float f = G * nd.mass * inv_r3;
15         ax += dx * f; ay += dy * f;
16         node = nd.next; // skip (or end if -1)
17     } else {
18         node = nd.children; // descend
19     }
20 }

```

Listing 2: Traversal loop with skip pointers (`barnes_hut.cu`, lines 524–561).

4 Optimizations

4.1 Morton Curve Sorting

4.1.1 Problem: Warp Divergence

The primary bottleneck of GPU Barnes-Hut is warp divergence. 32 threads form a warp and execute in SIMT lockstep. Without spatial ordering, two adjacent threads may process bodies on opposite sides of the domain and follow completely different paths through the tree. The warp must serialize all divergent branches, leaving most threads idle. In practice, warp efficiency without sorting is around 12% (4 active threads out of 32), which gives essentially no speedup over a single CPU thread.

4.1.2 Solution: Z-Order Curve

The Morton code maps a multidimensional coordinate to a 1D integer while preserving spatial locality. Bodies that are close in space receive similar Morton indices. By sorting bodies by Morton code before tree construction, adjacent threads in a warp

process spatially adjacent bodies and follow nearly identical traversal paths, driving warp divergence close to zero.

Each coordinate is quantized to 10 bits in $[0, 1023]$ and the bits of x and y are interleaved:

```

1 static inline uint32_t expand_bits_2d(uint32_t v) {
2     v = (v | (v << 16)) & 0x0000FFFF;
3     v = (v | (v << 8)) & 0x00FF00FF;
4     v = (v | (v << 4)) & 0x0F0F0F0F;
5     v = (v | (v << 2)) & 0x33333333;
6     v = (v | (v << 1)) & 0x55555555;
7     return v;
8 }
9 // Result: ...iy[1] ix[1] iy[0] ix[0]
10 uint32_t ix = (uint32_t)fminf(1023.f, (x - min_x) * inv_rx *
    1023.f);
11 uint32_t iy = (uint32_t)fminf(1023.f, (y - min_y) * inv_ry *
    1023.f);
12 return (expand_bits_2d(iy) << 1) | expand_bits_2d(ix);

```

Listing 3: Bit expansion and 2D Morton encoding (barnes_hut.cu, lines 366–406).

The sort is a 32-bit LSD radix sort with 8-bit digits over 4 passes (stable, $\mathcal{O}(N)$, faster than `qsort` for $N > 10000$). After 4 passes (an even number), the result is in the original buffers with no final copy needed:

```

1 for (int pass = 0; pass < 4; pass++) {
2     int shift = pass * 8;
3     int hist[256] = {};
4     for (int i = 0; i < n; i++)
5         hist[(keys[i] >> shift) & 0xFF]++;
6     // prefix sum -> scatter
7     ...
8     // swap src/dst buffers each pass
9     int* ti = idx; idx = tmp_idx; tmp_idx = ti;
10 }
11 // After 4 (even) passes: result is back in original buffers

```

Listing 4: Radix sort structure (barnes_hut.cu, lines 423–453).

Since the GPU kernel computes accelerations in Morton order, they are remapped to original body indices after the download (step 9 of the pipeline, lines 857–874 of `barnes_hut.cu`) using the sort index array `g_sort_idx`.

4.2 Compact GPU Node Structure

The full `BHNode` struct used for CPU construction contains fields only needed during insertion: the geometric cell center `cx`, `cy` (and `cz` in 3D) used to determine child quadrants. These are never accessed during force traversal and should not be sent to the GPU.

Before upload, each node is projected into a compact `BHNodeGPU`:

```

1 struct BHNode {                                // CPU construction: ~40 bytes
2     float px, py, mass;
3     int children, next;
4     float cx, cy;                               // geometric center --
5     float half_size;                            construction only
6 };
7
8 struct __align__(16) BHNodeGPU { // GPU kernel: 32 bytes
9     float px, py, mass;
10    int children, next;
11    float half_size;
12    float _pad[2];                               // pad to 32-byte memory
13    float transaction
14 };

```

Listing 5: The two node structs (`barnes_hut.cu`, lines 65–103).

The `__align__(16)` declaration and explicit padding align each node to a 32-byte memory transaction, reducing the number of transactions per access. This cuts PCIe transfer volume by $\approx 20\%$ and proportionally reduces L1 cache pressure during traversal.

4.3 Shared Memory for Upper Tree Levels

Every thread visits the root and the upper levels of the tree on every traversal. Loading these from DRAM costs 200–400 cycles of latency per access. Instead, the first `SHARED_NODES` nodes are cooperatively preloaded into shared memory at block launch:

```

1 __shared__ BHNodeGPU smem[SHARED_NODES];
2 int to_load = min(SHARED_NODES, node_count);
3 for (int k = tid; k < to_load; k += BLOCK_SIZE)
4     smem[k] = nodes[k];
5 __syncthreads();

```

Listing 6: Cooperative SMEM preload (`barnes_hut.cu`, lines 499–507).

SHARED_NODES covers the first complete tree levels (defined at lines 56–59):

Mode	Branching	Levels	Nodes	SMEM/block
VEC2	4	0–3	$1 + 4 + 16 + 64 = 85$	$85 \times 32 = 2720$ B
VEC3	8	0–2	$1 + 8 + 64 = 73$	$73 \times 32 = 2336$ B

Both values are well below the 48 KB per-SM shared memory limit, preserving full occupancy. During traversal, nodes below `to_load` are served from SMEM (4-cycle latency); deeper nodes fall back to global memory through the read-only L1 cache (line 525):

```
1 BHNodeGPU nd = (node < to_load) ? smem[node] : nodes[node];
```

Listing 7: SMEM/global select during traversal (`barnes_hut.cu`, line 525).

4.4 Block Size: 128 vs. 256

The Barnes-Hut force kernel uses `BLOCK_SIZE = 128` (line 53 of `barnes_hut.cu`), while the N^2 kernel in `kernel.cu` uses 256. The difference reflects register pressure: the BH kernel maintains a traversal pointer, two accumulated force components, six per-node distance values, and intermediate boolean flags across the entire while loop. At 256 threads per block, this register footprint exceeds the per-SM budget, causing register spilling to slow local memory. At 128, all values remain in registers and occupancy is maximized on Turing and Ampere architectures.

4.5 Pinned Memory and Asynchronous Transfers

By default, `cudaMemcpy` from pageable host memory requires the runtime to stage data through an internal pinned buffer, adding one full CPU-side copy. The sorted position arrays and the compact tree are therefore allocated with `cudaHostAlloc` (page-locked memory):

```
1 cudaHostAlloc(&g_gpu.h_sorted_px, s, cudaHostAllocDefault);
2 cudaHostAlloc(&g_gpu.h_sorted_py, s, cudaHostAllocDefault);
3 cudaHostAlloc(&g_gpu.h_compact,
4               nnodes * sizeof(BHNodeGPU), cudaHostAllocDefault);
```

Listing 8: Pinned allocation (`barnes_hut.cu`, lines 631–651).

DMA from pinned memory bypasses the staging copy, achieving close to theoretical PCIe bandwidth (≈ 11 GB/s on PCIe 3.0 $\times 16$ vs. ≈ 6 GB/s from pageable memory). The tree and positions are uploaded on two independent CUDA streams so they overlap on hardware with a dedicated copy engine:

```

1  cudaMemcpyAsync(g_gpu.d_nodes, g_gpu.h_compact, sn,
2                  cudaMemcpyHostToDevice, g_gpu.stream_tree);  //
                        stream 1
3  cudaMemcpyAsync(g_gpu.d_pos_x, g_gpu.h_sorted_px, sb,
4                  cudaMemcpyHostToDevice, g_gpu.stream_pos);    //
                        stream 2
5  cudaMemcpyAsync(g_gpu.d_pos_y, g_gpu.h_sorted_py, sb,
6                  cudaMemcpyHostToDevice, g_gpu.stream_pos);
7  cudaStreamSynchronize(g_gpu.stream_tree);
8  cudaStreamSynchronize(g_gpu.stream_pos);

```

Listing 9: Dual-stream async upload (barnes_hut.cu, lines 808–820).

4.6 Persistent GPU Buffers

`cudaMalloc` costs 1–5 ms per call. Allocating and freeing device buffers every step would dominate the per-step time for small N . All device buffers and pinned host buffers are therefore allocated once in `ensure_gpu()` and reused across steps; reallocation only triggers when N or node count grows beyond current capacity:

```

1  static GPUBufs g_gpu = {};  // zero-initialized at program start
2
3  static void ensure_gpu(int n, int nnodes) {
4      bool rb = (!g_gpu.init || g_gpu.cap_n < n);
5      bool rn = (!g_gpu.init || g_gpu.cap_nodes < nnodes);
6      ...
7  }

```

Listing 10: Persistent buffer guard (barnes_hut.cu, lines 599–604).

5 Results and Discussion

5.1 Experimental Setup

Benchmarks were produced by `benchmark/benchmark.sh`, which compiles both the CPU-only and GPU-enabled binaries and runs them sequentially. Each result is the total wall-clock time for 100 simulation steps. For N^2 at large N , fewer steps are run and the time is scaled proportionally (5 steps for $N \geq 10\,000$; 20 steps for $N \geq 1\,000$). N^2 is not measured for $N = 100\,000$.

5.2 Raw Results




Figure 2: Execution time vs. N (log scale). Each point = 100 steps. Orange : CPU N^2 , Yellow : CPU BH, Blue : GPU N^2 , Green : GPU BH.

5.3 Analysis

Complexity verification. On a log-log plot, the CPU N^2 curve should show slope 2.0 and CPU Barnes-Hut slope slightly above 1.0, confirming the theoretical complexities. The GPU curves should be parallel but shifted down by the speedup factor.

N^2 GPU speedup. The N^2 kernel is embarrassingly parallel with no divergence, so it achieves near-linear speedup. The speedup grows with N as the $\mathcal{O}(N^2)$ compute cost increasingly dominates the fixed PCIe transfer overhead.

Barnes-Hut GPU. For small N ($\lesssim 1000$), the GPU is typically *slower* than the CPU: the fixed per-step cost of PCIe transfers (a few ms regardless of N) dominates. The crossover is around $N = 5000$ – 10000 . Above this, Morton-sorted traversal provides near-full parallelism and the GPU scales well.

BH vs. N^2 . The Barnes-Hut advantage over N^2 grows with N following the $\mathcal{O}(N \log N)/\mathcal{O}(N^2)$ ratio. On CPU the crossover (below which tree overhead dominates) is around $N \approx 500$. On GPU it is higher because the N^2 kernel is highly efficient due to its regular memory access pattern.

5.4 Limitations and Future Work

- **Tree construction on CPU.** For $N \gtrsim 500000$, CPU construction begins to dominate step time. A GPU-parallel BVH construction [3] would extend the scalable range.

- **Integration on CPU.** The `update_bodies` kernel in `kernel.cu` is already GPU-capable; keeping integration on GPU and eliminating the download/reorder step would save one round trip per step.
- **Bounding box on CPU.** This $\mathcal{O}(N)$ sequential pass is a simple parallel reduction that could be moved to GPU.

6 Conclusion

A naive GPU port of Barnes-Hut achieves essentially no speedup: warp divergence during tree traversal reduces effective thread utilization to around 12%. Morton curve sorting is the key fix — by clustering spatially adjacent bodies into adjacent threads, it recovers near-full SIMT parallelism.

The remaining optimizations (compact node structure, shared memory preloading, pinned memory, dual-stream transfers, persistent buffers) each remove a specific bottleneck in the CPU/GPU pipeline. Together they produce an implementation that scales well for $N \gtrsim 10\,000$ and delivers meaningful speedup over CPU Barnes-Hut.

The broader lesson is that GPU performance is rarely limited by raw arithmetic throughput but by memory layout, transfer patterns, and thread coherence. Addressing these through data structure design and algorithmic reordering is what separates a working GPU implementation from a fast one.

A Build and Run

Full command reference is in `COMMANDS.md`. Key commands:

```

1 cargo build --release --features cuda           # GPU binary
2 cargo run   --release --features cuda           # GUI, Barnes-Hut,
   100k bodies
3 cargo run   --release --features cuda headless \
4   -n 100000 -s 100 --no-progress                # headless
5 ./benchmark/benchmark.sh                        # full benchmark

```

Listing 11: Build and run.

References

- [1] D. C. Heggie and R. W. Mathieu, *Standardised Units and Time Scales*, in The Use of Supercomputers in Stellar Dynamics, Springer, 1986.

- [2] J. Barnes and P. Hut, *A hierarchical $\mathcal{O}(N \log N)$ force-calculation algorithm*, Nature, 324:446–449, 1986.
- [3] T. Karras, *Maximizing Parallelism in the Construction of BVHs, Octrees, and k-d Trees*, High-Performance Graphics, 2012.
- [4] L. Nyland, M. Harris, J. Prins, *Fast N-Body Simulation with CUDA*, GPU Gems 3, Chapter 31, NVIDIA, 2007.