GigaDevice Semiconductor Inc.

GD32G553xx Arm® Cortex®-M33 32-bit MCU

Datasheet

Revision 1.4

(May. 2025)



Table of Contents


Ta	able of	Contents	2
L	ist of Fi	igures	6
Li	ist of Ta	ables	8
1.	Gene	eral description	11
2.	Devi	ce overview	12
	2.1.	Device information	12
	2.2.	Block diagram	15
	2.3.	Pinouts and pin assignment	16
	2.4.	Memory map	20
	2.5.	Clock tree	25
	2.6.	Pin definitions	26
	2.6.1.	GD32G553QxTx LQFP128 pin definitions	26
	2.6.2.	GD32G553VxTx LQFP100 pin definitions	38
	2.6.3.	GD32G553MxY7TR WLCSP81 pin definitions	48
	2.6.4.	GD32G553MxTx LQFP80 pin definitions	57
	2.6.5.	GD32G553RxTx LQFP64 pin definitions	66
	2.6.6.	GD32G553CxTx LQFP48 pin definitions	73
	2.6.7.	GD32G553CxUx QFN48 pin definitions	79
	2.6.8.	GD32G553xx pin alternate functions	85
3.	Func	tional description	93
	3.1.	Arm® Cortex®-M33 core	93
	3.2.	On-chip memory	93
	3.3.	Clock, reset and supply management	94
	3.4.	Boot modes	95
	3.5.	Power saving modes	95
	3.6.	Trigger selection controller (TRIGSEL)	96
	3.7.	General-purpose and alternate-function I/Os (GPIO and AFIO)	96
	3.8.	Direct memory access controller (DMA)	96
	3.9.	DMA request multiplexer (DMAMUX)	97
	3.10.	CRC calculation unit (CRC)	97
	3.11.	Configurable logic array (CLA)	97



3.12.	True random number generator (TRNG)	98
3.13.	Cryptographic Acceleration Unit (CAU)	98
3.14.	Trigonometric Math Unit (TMU)	99
3.15.	Fast Fourier Transform (FFT)	99
3.16.	Analog to digital converter (ADC)	99
3.17.	Digital to analog converter (DAC)	100
3.18.	Comparator (CMP)	100
3.19.	VREF	101
3.20.	Real time clock (RTC) and backup registers	101
3.21.	Timers and PWM generation	102
3.22.	High-Resolution Timer (HRTIMER)	103
3.23.	Low power timer (LPTIMER)	103
3.24.	Infrared interface (IFRP)	104
3.25.	Universal synchronous/asynchronous receiver transmitter (USART/UART	Г) 104
3.26.	Inter-integrated circuit (I2C)	105
3.27.	Controller area network (CAN)	105
3.28.	Serial peripheral interface (SPI)	106
3.29.	Quad-SPI interface (QSPI)	106
3.30.	External memory controller (EXMC)	106
3.31.	High-Performance Digital Filter (HPDF)	107
3.32.	Filter arithmetic accelerator (FAC)	107
3.33.	Debug mode	108
3.34.	Package and operation temperature	108
l. Elec	trical characteristics	109
4.1.	Parameter introduction	109
4.2.	Absolute maximum ratings	109
4.3.	Operating conditions characteristics	110
4.4.	Power supply requirement characteristics	112
4.5.	Power consumption	113
4.6.	EMC characteristics	119
4.7.	Power supply supervisor characteristics	120
4.8.	Voltage reference buffer characteristics	122



	4.9.	External clock characteristics	123
	4.10.	Internal clock characteristics	126
	4.11.	PLL characteristics	127
	4.12.	Memory characteristics	128
	4.13.	NRST pin characteristics	128
	4.14.	GPIO current injection characteristics	129
	4.15.	GPIO characteristics	130
	4.16.	High-precision temperature sensor characteristics	133
	4.17.	Temperature sensor characteristics	133
	4.18.	ADC characteristics	134
	4.19.	Temperature and V _{BAT} monitoring	138
	4.20.	DAC characteristics	138
	4.21.	CAN characteristics	142
	4.22.	Comparators characteristics	142
	4.23.	Trigonometric Math Unit (TMU) characteristics	143
	4.24.	I2C characteristics	143
	4.25.	SPI characteristics	144
	4.26.	USART characteristics	146
	4.27.	EXMC characteristics	147
	4.28.	QSPI characteristics	150
	4.29.	CPDM characteristics	152
	4.30.	HPDF characteristics	153
	4.31.	High-resolution Timer (HRTIMER) characteristics	154
	4.32.	TIMER characteristics	157
	4.33.	WDGT characteristics	158
	4.34.	JTAG Timing	158
	4.35.	SWD Timing	159
5	. Pack	age information	161
	5.1.	LQFP128 package outline dimensions	161
	5.2.	LQFP100 package outline dimensions	163
	5.3.	WLCSP81 package outline dimensions	165
	5.4.	LQFP80 package outline dimensions	167





	5.5.	LQFP64 package outline dimensions	169
		LQFP48 package outline dimensions	
	5.7.	QFN48 package outline dimensions	173
	5.8.	Thermal characteristics	175
6.	Orde	ring information	177
7.	Revi	sion history	178



List of Figures

Figure 2-1. GD32G553xx block diagram	15
Figure 2-2. GD32G553QxTx LQFP128 pinouts	16
Figure 2-3. GD32G553VxTx LQFP100 pinouts	17
Figure 2-4. GD32G553MxY7TR WLCSP81 pinouts	17
Figure 2-5. GD32G553MxTx LQFP80 pinouts	18
Figure 2-6. GD32G553RxTx LQFP64 pinouts	18
Figure 2-7. GD32G553CxTx LQFP48 pinouts	19
Figure 2-8. GD32G553CxUx QFN48 pinouts	19
Figure 2-9. GD32G553xx clock tree	25
Figure 4-1. Recommended power supply decoupling capacitors ⁽¹⁾⁽²⁾	112
Figure 4-2. Power consumption measurement diagram	114
Figure 4-3. Internal structure diagram of OSCIN and OSCOUT pin	123
Figure 4-4. High-speed external clock source AC timing diagram	124
Figure 4-5. Low-speed external clock source AC timing diagram	125
Figure 4-6. Recommended external OSCIN and OSCOUT pins circuit for crystal	126
Figure 4-7. Recommended external NRST pin circuit ⁽¹⁾	129
Figure 4-8. Differential linearity error	137
Figure 4-9. Integral linearity error	137
Figure 4-10. 12-bit buffered /non-buffered DAC	140
Figure 4-11. I2C bus timing diagram	144
Figure 4-12. SPI timing diagram - master mode	145
Figure 4-13. SPI timing diagram - slave mode(CKPH=0)	145
Figure 4-14. SPI timing diagram - slave mode(CKPH=1)	146
Figure 4-15. QSPI timing diagram - SDR mode	152
Figure 4-16. QSPI timing diagram - DDR mode	152
Figure 4-17. JTAG timing diagram	159
Figure 4-18. SWD timing diagram	160
Figure 5-1. LQFP128 package outline	161
Figure 5-2. LQFP128 recommended footprint	162
Figure 5-3. LQFP100 package outline	163
Figure 5-4. LQFP100 recommended footprint	164
Figure 5-5. WLCSP81 package outline	165
Figure 5-6. WLCSP81 recommended footprint	166
Figure 5-7. LQFP80 package outline	167
Figure 5-8. LQFP80 recommended footprint	168
Figure 5-9. LQFP64 package outline	169
Figure 5-10. LQFP64 recommended footprint	170
Figure 5-11. LQFP48 package outline	171
Figure 5-12. LQFP48 recommended footprint	172
Figure 5-13. QFN48 package outline	173
Figure 5-14. QFN48 recommended footprint	174





List of Tables

Table 2-1. GD32G553xx devices features and peripheral list	12
Table 2-2. GD32G553xx memory map	20
Table 2-3. GD32G553QxTx LQFP128 pin definitions	26
Table 2-4. GD32G553VxTx LQFP100 pin definitions	38
Table 2-5. GD32G553MxY7TR WLCSP81 pin definitions	48
Table 2-6. GD32G553MxTx LQFP80 pin definitions	57
Table 2-7. GD32G553RxTx LQFP64 pin definitions	66
Table 2-8. GD32G553CxTx LQFP48 pin definitions	73
Table 2-9. GD32G553CxUx QFN48 pin definitions	79
Table 2-10. Port A alternate functions summary	85
Table 2-11. Port B alternate functions summary	86
Table 2-12. Port C alternate functions summary	87
Table 2-13. Port D alternate functions summary	88
Table 2-14. Port E alternate functions summary	89
Table 2-15. Port F alternate functions summary	90
Table 2-16. Port G alternate functions summary	91
Table 4-1. Abbreviations	109
Table 4-2. Absolute maximum ratings ⁽¹⁾	109
Table 4-3. General operating conditions ⁽¹⁾⁽⁶⁾	110
Table 4-4. Power supply requirement characteristics ⁽¹⁾	112
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	112
Table 4-6. Wake-up time from power saving modes(1)(2)	113
Table 4-7. Power consumption in Run mode ⁽³⁾	115
Table 4-8. Power consumption in Run mode with different codes ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	116
Table 4-9. Power consumption in Sleep mode ⁽³⁾⁽⁴⁾	116
Table 4-10. Power consumption in Deep-sleep mode ⁽²⁾	117
Table 4-11. Power consumption in Standby mode	117
Table 4-12. Power consumption in BKP_ONLY mode	118
Table 4-13. System level ESD and EFT characteristics ⁽¹⁾	119
Table 4-14. EMI characteristics ⁽¹⁾	119
Table 4-15. Component level ESD and latch-up characteristics ⁽¹⁾	120
Table 4-16. Power supply supervisor characteristics ⁽¹⁾	120
Table 4-17. Voltage reference buffer characteristics ⁽¹⁾	122
Table 4-18. High speed external clock (HXTAL) generated from a crystal/ceramic characte	ristics ⁽¹⁾
	123
Table 4-19. High speed external clock characteristics (HXTAL in bypass mode) (1)	124
Table 4-20. Low speed external clock (LXTAL) generated from a crystal/ceramic character	istics ⁽¹⁾
	124
Table 4-21. Low speed external user clock characteristics (LXTAL in bypass mode) (1)	125
Table 4-22. High speed internal clock (IRC8M) characteristics ⁽¹⁾	126
Table 4-23. Low speed internal clock (IRC32K) characteristics	127



Table 4-24. PLL characteristics ⁽¹⁾	127
Table 4-25. Flash memory characteristics (1)	128
Table 4-26. NRST pin characteristics ⁽¹⁾	128
Table 4-27. GPIO current injection susceptibility ⁽¹⁾	129
Table 4-28. I/O static characteristics	130
Table 4-29. Output voltage characteristics for all I/Os except PC13, PC14, PC15 (3)	130
Table 4-30. I/O port AC characteristics ⁽¹⁾⁽²⁾⁽³⁾	132
Table 4-31. High-precision temperature sensor characteristics ⁽¹⁾	133
Table 4-32. High-precision temperature sensor calibration values	133
Table 4-33. Temperature sensor characteristics ⁽¹⁾	133
Table 4-34. Temperature sensor calibration values	134
Table 4-35. ADC characteristics ⁽¹⁾	134
Table 4-36. ADC R _{AIN} max for f _{ADC} = 80 MHz (12-bit ADC) (1)	135
Table 4-37. Internal reference voltage calibration values	136
Table 4-38. 12-bit ADC accuracy	136
Table 4-39. VBAT monitoring characteristics ⁽¹⁾	138
Table 4-40. V _{BAT} charging characteristics	138
Table 4-41. Temperature monitoring characteristics	138
Table 4-42. 1MSPS DAC characteristics ⁽¹⁾	138
Table 4-43. 1MSPS DAC accuracy ⁽¹⁾	140
Table 4-44. 15MSPS DAC characteristics ⁽¹⁾	141
Table 4-45. 15MSPS DAC accuracy ⁽¹⁾	142
Table 4-46. CMP characteristics ⁽¹⁾	142
Table 4-47. TMU supported instructions characteristics ⁽¹⁾	143
Table 4-48. I2C characteristics ⁽¹⁾⁽²⁾⁽³⁾	143
Table 4-49. Standard SPI characteristics ⁽¹⁾	144
Table 4-50. USART characteristics in Synchronous mode (For GD32G553xxx7) (1)	146
Table 4-51. USART characteristics in Synchronous mode(For GD32G553xxx3) (1)	
Table 4-52. USART characteristics in Smartcard mode (For GD32G553xxx7) (1)	
Table 4-53. USART characteristics in Smartcard mode(For GD32G553xxx3) (1)	146
Table 4-54. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)	147
Table 4-55. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings ⁽¹⁾⁽²⁾⁽³⁾	147
Table 4-56. Asynchronous multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	148
Table 4-57. Asynchronous multiplexed PSRAM/NOR write timings ⁽¹⁾⁽²⁾⁽³⁾	148
Table 4-58. Synchronous multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	148
Table 4-59. Synchronous multiplexed PSRAM write timings ⁽¹⁾⁽²⁾⁽³⁾	149
Table 4-60. Synchronous non-multiplexed PSRAM/NOR read timings ⁽¹⁾⁽²⁾⁽³⁾	149
Table 4-61. Synchronous non-multiplexed PSRAM write timings(1)(2)(3)	150
Table 4-62. Standard QSPI characteristics (1)	150
Table 4-63. Standard QSPI (f _{SCKMAX} =120 MHz) characteristics ⁽¹⁾	151
Table 4-64. CPDM characteristics ⁽¹⁾	
Table 4-65. HPDF characteristics ^{(1) (2)}	153
Table 4-66. HRTIMER characteristics (For GD32G553xxx7) (1)	154
Table 4-67. HRTIMER characteristics (For GD32G553xxx3) (1)	154






Table 4-68. HRTIMER output response to fault protection ⁽¹⁾	155
Table 4-69. HRTIMER output response to external event 0 to 4 ⁽¹⁾	155
Table 4-70. HRTIMER output response to external event 0 to 9(Synchronous mode ⁽¹⁾)	156
Table 4-71. HRTIMER synchronization input / output ⁽¹⁾	156
Table 4-72. TIMER characteristics (For GD32G553xxx7) ⁽¹⁾	157
Table 4-73. TIMER characteristics (For GD32G553xxx3) ⁽¹⁾	157
Table 4-74. FWDGT min/max timeout period at 32 kHz (IRC32K) ⁽¹⁾	158
Table 4-75. WWDGT min-max timeout value at 100 MHz (f _{PCLK1}) ⁽¹⁾	158
Table 4-76. JTAG Scan Interface Timing (For GD32G553xxx7) ⁽¹⁾	158
Table 4-77. JTAG Scan Interface Timing (For GD32G553xxx3) ⁽¹⁾	158
Table 4-78. SWD Interface Timing (For GD32G553xxx7) ⁽¹⁾	159
Table 4-79. SWD Interface Timing (For GD32G553xxx3) ⁽¹⁾	159
Table 5-1. LQFP128 package dimensions	161
Table 5-2. LQFP100 package dimensions	163
Table 5-3. WLCSP81 package dimensions	165
Table 5-4. LQFP80 package dimensions	167
Table 5-5. LQFP64 package dimensions	169
Table 5-6. LQFP48 package dimensions	171
Table 5-7. QFN48 package dimensions	173
Table 5-8. Package thermal characteristics ⁽¹⁾	176
Table 6-1. Part ordering code for GD32G553xx devices	177
Table 7-1. Revision history	178



1. General description

The GD32G553xx device belongs to the high-performance line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M33 core. The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The Cortex®-M33 processor is based on the Armv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP.

For GD32G553xxx7, the GD32G553xx device incorporates the Arm® Cortex®-M33 32-bit processor core operating at 216 MHz frequency with Flash security protection to prevent illegal code/data access. For GD32G553xxx3, the GD32G553xx device incorporates the Arm® Cortex®-M33 32-bit processor core operating at 170 MHz frequency with Flash security protection to prevent illegal code/data access. It provides up to 512 KB on-chip Flash memory, 80KB SRAM0, 16KB SRAM1 and 32KB TCMSRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to four 12bit ADCs, eight 12-bit DAC, up to five general 16-bit timers, three 16-bit PWM advanced timers, two 32-bit general timers, and two 16-bit basic timers, a low power timer (LPTIMER), a highresolution timer (HRTIMER), as well as standard and advanced communication interfaces: up to three SPIs, a QSPI, four I2Cs, three USARTs and two UARTs, three CANs. Additional peripherals as an EXMC interface, up to eight comparators (CMP), a cryptographic acceleration unit (CAU), CRC calculation unit (CRC), configurable logic array (CLA), true random number generator (TRNG), trigonometric math unit (TMU), VREF, high-performance digital filter (HPDF), filter arithmetic accelerator (FAC), filter fourier transform (FFT) and a trigger selection controller (TRIGSEL) are included.

For GD32G553xxx7, the device operates from a 1.71V to 3.6V power supply and available in –40 to +105 °C temperature range. For GD32G553xxx3, the device operates from a 1.71V to 3.6V power supply and available in –40 to +125 °C temperature range. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32G553xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, graphic display, audio player, automotive navigation, drone, IoT and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32G553xx devices features and peripheral list

								<u> </u>		G	D32G553	}								
F	Part Number	QCT7	QET7	VCT7	VET7	VET3 ⁽¹⁾	MCY7T R	MEY7T R	мст7	МЕТ7	MET3 ⁽¹⁾	RCT7	RET7	RET3 ⁽¹⁾	сст7	СЕТ7	CET3 ⁽¹⁾	CCU7	CEU7	CEU3 ⁽¹⁾
F	FLASH (KB)	256	512	256	512	512	256	512	256	512	512	256	512	512	256	512	512	256	512	512
;	SRAM (KB)	128	128	128	128	128	128	128	128	128	128	128	128	128	128	128	128	128	128	128
	General	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5	5
	timer (16-bit)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)	(2-3,14-16)
	General	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	timer (32-bit)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)
	Advanced	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	timer(16-bit)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)	(0,7,19)
S	Basic timer	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
Timers	(16-bit)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)
-	HRTIMER	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	LPTIMER	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1





										G	D32G553	3								
	Part Number		QET7	VCT7	VET7	VET3 ⁽¹⁾	MCY7T R	MEY7T R	мст7	МЕТ7	MET3 ⁽¹⁾	RCT7	RET7	RET3 ⁽¹⁾	сст7	CET7	CET3 ⁽¹⁾	CCU7	CEU7	CEU3 ⁽¹⁾
	USART	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	UART	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
		(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)	(3,4)
Connectivity	I2C	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4
9		(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)	(0-3)
٥	SPI	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	QSPI	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CAN	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD
	GPIO	107	107	86	86	86	67	67	66	66	66	52	52	52	38	38	38	42	42	42
	EXMC	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	CAU	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	TRIGSEL	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CRC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CLA	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	TRNG	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	TMU	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	VREF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	HPDF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1





			GD32G553																	
Part Number		QCT7	QET7	VCT7	VET7	VET3 ⁽¹⁾	MCY7T R	MEY7T R	мст7	МЕТ7	MET3 ⁽¹⁾	RCT7	RET7	RET3 ⁽¹⁾	ССТ7	CET7	CET3 ⁽¹⁾	CCU7	CEU7	CEU3 ⁽¹⁾
FAC		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
FFT		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
12bit	Units	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4	4
ADC	Channels	42	42	42	42	42	39	39	38	38	38	26	26	26	20	20	20	21	21	21
ı	DAC	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8	8
СМР		8	8	8	8	8	8	8	8	8	8	7	7	7	7	7	7	7	7	7
Package		LQF	P128	L	QFP10	0	WLC	SP81	L	_QFP80)	I	LQFP6	4		LQFP4	8		QFN48	3


Note:

(1) For GD32G553xxx3 devices, the maximum frequency of the system clock is 170MHz.



2.2. Block diagram

Figure 2-1. GD32G553xx block diagram





2.3. Pinouts and pin assignment

Figure 2-2. GD32G553QxTx LQFP128 pinouts






Figure 2-3. GD32G553VxTx LQFP100 pinouts




Figure 2-4. GD32G553MxY7TR WLCSP81 pinouts

	1	2	3	4	5	6	7	8	9
Α	VDD	PA15	PC12	PD1	PB3	PB5	PB9	VSS	VDD
В	VSS	PA13	PC10	PD0	PD2	PB6	PB8 /BOOT0	PC13	VBAT
С	PA12	PA11	PA14	PC11	PC8	PB4	PB7	PC1	PC14- OSC32IN
D	PA8	PC9	PA10	PA9	PC7	PA4	PA0	NRST- PG10	PC15- OSC32OUT
Е	VDD	PD11	PC6	PB15	PE12	PC4	PA1	PC0	OSCIN- PF0
F	VSS	PD10	PD9	PE15	PE9	PB0	PA5	PC2	OSCOUT- PF1
G	PD8	PB14	PB12	PE13	PE8	PB1	PA6	PA2	PC3
Н	PB13	PB11	PB10	PE11	PE7	VSSA	PC5	PA3	VSS
J	VDD	VSS	PE14	PE10	VDDA	VREFP	PB2	PA7	VDD



Figure 2-5. GD32G553MxTx LQFP80 pinouts




Figure 2-6. GD32G553RxTx LQFP64 pinouts






Figure 2-7. GD32G553CxTx LQFP48 pinouts





Figure 2-8. GD32G553CxUx QFN48 pinouts





2.4. Memory map

Table 2-2. GD32G553xx memory map

Pre-defined	_		
Regions	Bus	Address	Peripherals
		0xD000 0000 - 0xDFFF FFFF	Reserved
		0xC000 0000 - 0xCFFF FFFF	Reserved
		0xA000 1400 - 0xBFFF FFFF	Reserved
		0xA000 1000 - 0xA000 13FF	QSPI- REG
		0xA000 0400 - 0xA000 0FFF	EVMC CMDEC
External RAM		0xA000 0000 - 0xA000 03FF	EXMC - SWREG
		0x9000 0000 - 0x9FFF FFFF	QSPI- MEM
		0x8000 0000 - 0x8FFF FFFF	Reserved
		0x7000 0000 - 0x7FFF FFFF	Reserved
		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
	AHB1	0x5001 0000 - 0x5FFF FFFF	Reserved
		0x5000 4000 - 0x5000 FFFF	Reserved
		0x5000 3000 - 0x5000 3FFF	Reserved
		0x5000 2000 - 0x5000 2FFF	Reserved
		0x5000 1C00 - 0x5000 1FFF	DAC3
	APB3	0x5000 1800 - 0x5000 1BFF	DAC2
		0x5000 1400 - 0x5000 17FF	DAC1
		0x5000 1000 - 0x5000 13FF	DAC0
		0x5000 0C00 - 0x5000 0FFF	ADC3
		0x5000 0800 - 0x5000 0BFF	ADC2
		0x5000 0400 - 0x5000 07FF	ADC1
6		0x5000 0000 - 0x5000 03FF	ADC0
		0x4802 5000 - 0x4FFF FFFF	Reserved
Peripheral		0x4802 4800 - 0x4802 4FFF	FAC
		0x4802 4400 - 0x4802 47FF	TMU
		0x4802 4000 - 0x4802 43FF	Reserved
		0x4802 3000 - 0x4802 3FFF	Reserved
		0x4802 2C00 - 0x4802 2FFF	Reserved
	ALIDO	0x4802 2800 - 0x4802 2BFF	CPDM
	AHB2	0x4802 2400 - 0x4802 27FF	Reserved
		0x4802 1C00 - 0x4802 23FF	Reserved
		0x4802 1800 - 0x4802 1BFF	TRNG
		0x4802 1400 - 0x4802 17FF	Reserved
		0x4802 1000 - 0x4802 13FF	CAU
		0x4802 0400 - 0x4802 0FFF	Reserved
		0x4800 1C00 - 0x4802 03FF	Reserved



Pre-defined	Bus	Address	Peripherals
Regions	200	7.1	. оприотато
		0x4800 1800 - 0x4800 1BFF	GPIOG
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	GPIOE
		0x4800 0C00 - 0x4800 0FFF	GPIOD
		0x4800 0800 - 0x4800 0BFF	GPIOC
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
		0x4003 8400 - 0x47FF FFFF	Reserved
		0x4003 8000 - 0x4003 83FF	CLA
		0x4002 7800 - 0x4003 7FFF	Reserved
		0x4002 5000 - 0x4002 77FF	FFT
		0x4002 3400 - 0x4002 4FFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
	AHB1	0x4002 2000 - 0x4002 23FF	FMC
	ALIDI	0x4002 1C00 - 0x4002 1FFF	Reserved
		0x4002 1800 - 0x4002 1BFF	Reserved
		0x4002 1400 - 0x4002 17FF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0C00 - 0x4002 0FFF	Reserved
		0x4002 0800 - 0x4002 0BFF	DMAMUX
		0x4002 0400 - 0x4002 07FF	DMA1
		0x4002 0000 - 0x4002 03FF	DMA0
		0x4001 D000 - 0x4001 FFFF	Reserved
		0x4001 C000 - 0x4001 CFFF	CAN2
		0x4001 B000 - 0x4001 BFFF	CAN1
		0x4001 A000 - 0x4001 AFFF	CAN0
		0x4001 8800 - 0x4001 9FFF	Reserved
		0x4001 8400 - 0x4001 87FF	TRIGSEL
		0x4001 8000 - 0x4001 83FF	Reserved
		0x4001 7C00 - 0x4001 7FFF	CMP
	4.000	0x4001 7800 - 0x4001 7BFF	VREF
	APB2	0x4001 7400 - 0x4001 77FF	Reserved
		0x4001 7000 - 0x4001 73FF	HPDF
		0x4001 6800 - 0x4001 6FFF	Reserved
		0x4001 5800 - 0x4001 67FF	HRTIMER
		0x4001 5400 - 0x4001 57FF	Reserved
		0x4001 5000 - 0x4001 53FF	TIMER19
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15



Pre-defined			
Regions	Bus	Address	Peripherals
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	Reserved
		0x4001 2000 - 0x4001 23FF	Reserved
		0x4001 1C00 - 0x4001 1FFF	Reserved
		0x4001 1800 - 0x4001 1BFF	Reserved
		0x4001 1400 - 0x4001 17FF	Reserved
		0x4001 1000 - 0x4001 13FF	Reserved
		0x4001 0C00 - 0x4001 0FFF	Reserved
		0x4001 0800 - 0x4001 0BFF	Reserved
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	SYSCFG
		0x4000 DC00 - 0x4000 FFFF	Reserved
		0x4000 D800 - 0x4000 DBFF	Reserved
		0x4000 D400 - 0x4000 D7FF	Reserved
		0x4000 D000 - 0x4000 D3FF	Reserved
		0x4000 CC00 - 0x4000 CFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	Reserved
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	I2C2
		0x4000 9800 - 0x4000 BFFF	Reserved
		0x4000 9400 - 0x4000 97FF	LPTIMER
		0x4000 8400 - 0x4000 93FF	Reserved
	A DD4	0x4000 8000 - 0x4000 83FF	Reserved
	APB1	0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	Reserved
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	Reserved
		0x4000 6800 - 0x4000 6BFF	Reserved
		0x4000 6400 - 0x4000 67FF	Reserved
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	I2C3
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4



Pre-defined	D.:-	A dd	Double I
Regions	Bus	Address	Peripherals
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2
		0x4000 3800 - 0x4000 3BFF	SPI1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	Reserved
		0x4000 1C00 - 0x4000 1FFF	Reserved
		0x4000 1800 - 0x4000 1BFF	Reserved
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2002 0000 - 0x3FFF FFFF	Reserved
		0x2001 C000 - 0x2001 FFFF	TCMSRAM aliased(32KB)
		0x2001 8000 - 0x2001 BFFF	TOMSKAW allaseu(32Kb)
		0x2001 4000 - 0x2001 7FFF	SRAM1(16KB)
		0x2000 D000 - 0x2001 3FFF	
SRAM		0x2000 C000 - 0x2000 CFFF	
		0x2000 8000 - 0x2000 BFFF	
		0x2000 5000 - 0x2000 7FFF	SRAM0(80KB)
		0x2000 2000 - 0x2000 4FFF	
		0x2000 1000 - 0x2000 1FFF	
		0x2000 0000 - 0x2000 0FFF	
		0x1FFF FC10 - 0x1FFF FFFF	Reserved
		0x1FFF FC00 - 0x1FFF FC0F	Reserved
		0x1FFF F830 - 0x1FFF BFFF	Reserved
		0x1FFF F800 - 0x1FFF F82F	Option Bytes
Code		0x1FFF C000 - 0x1FFF F7FF	Reserved
Code		0x1FFF 8000 - 0x1FFF BFFF	System memory 1
		0x1FFF 7830 - 0x1FFF 7FFF	Reserved
		0x1FFF 7800 - 0x1FFF 782F	Option Bytes
		0x1FFF 7000 - 0x1FFF 77FF	OTP
		0x1FFF 3400 - 0x1FFF 6FFF	Reserved




Pre-defined Regions	Bus	Address	Peripherals
		0x1FFF 0000 - 0x1FFF 33FF	System memory 0
		0x1000 8000 - 0x1FFE FFFF	Reserved
		0x1000 0000 - 0x1000 7FFF	TCMSRAM
		0x0A00 8000 - 0x0FFF FFFF	Reserved
		0x0A00 6000 - 0x0A00 7FFF	Reserved
		0x0A00 4000 - 0x0A00 5FFF	Reserved
		0x0A00 0000 - 0x0A00 3FFF	Reserved
		0x08C0 1000 - 0x09FF FFFF	Reserved
		0x08C0 0000 - 0x08C0 0FFF	Reserved
		0x0881 0000 - 0x08BF FFFF	Reserved
		0x0880 0000 - 0x0880 FFFF	Reserved
		0x0808 0000 - 0x0871 FFFF	Reserved
		0x0806 0000 - 0x0807 FFFF	
		0x0802 0000 - 0x0805 FFFF	Main Flach mamany
		0x0801 0000 - 0x0801 FFFF	Main Flash memory
		0x0800 0000 - 0x0800 FFFF	
		0x0006 0000 - 0x07FF FFFF	Reserved
		0x0002 0000 - 0x0007 FFFF	Alicand to Floor
		0x0001 0000 - 0x0001 FFFF	Aliased to Flash or
		0x0000 0000 - 0x0000 FFFF	system memory



2.5. Clock tree

Figure 2-9. GD32G553xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC32K: Internal 32K RC oscillator



2.6. Pin definitions

2.6.1. GD32G553QxTx LQFP128 pin definitions

Table 2-3. GD32G553QxTx LQFP128 pin definitions

Table 2-3. GL	GD32G553QxTx LQFP128						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description			
PE2	1	I/O	5VT	Default: PE2 Alternate: TIMER2_CH0, TIMER19_CH0, HRTIMER_ST7CH0, EXMC_A23, EVENTOUT			
PE3	2	I/O	5VT	Default: PE3 Alternate: TIMER2_CH1, TIMER19_CH1, HRTIMER_ST7CH1, EXMC_A19, EVENTOUT			
PE4	3	I/O	5VT	Default: PE4 Alternate: TIMER0_BRKIN1, TIMER2_CH2, HPDF_DATAIN3, TIMER19_MCH0, EXMC_A20, EVENTOUT			
PE5	4	I/O	5VT	Default: PE5 Alternate: TIMER2_CH3, HPDF_CKIN3, TIMER19_MCH1, EXMC_A21, EVENTOUT			
PE6	5	I/O	5VT	Default: PE6 Alternate: TIMER19_MCH2, EXMC_A22, EVENTOUT Additional: WKUP2, RTC_TAMP2			
VBAT	6	Р	-	Default: VBAT			
PC13	7	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0			
PC14- OSC32IN	8	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN			
PC15- OSC32OUT	9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT			
PF3	10	I/O	5VT	Default: PF3 Alternate: TIMER19_CH3, I2C2_SCL, EXMC_A3, EVENTOUT			
PF4	11	I/O	5VT	Default: PF4 Alternate: CMP0_OUT, TIMER19_MCH0, I2C2_SDA, HPDF_DATAIN2, EXMC_A4, TRIGSEL_OUT1, EVENTOUT			
VSS	12	Р	-	Default: VSS			
VDD	13	Р	-	Default: VDD			
PF5	14	I/O	5VT	Default: PF5			



			GD32G	553QxTx LQFP128
Pin Name	Pins	Pin	1/0	Functions description
riii ivailie	ГШЗ	Type ⁽¹⁾	Level ⁽²⁾	i unctions description
				Alternate: TIMER19_MCH1, HPDF_CKIN2, EXMC_A5,
				TRIGSEL_OUT5, EVENTOUT
				Default: PF7
PF7	15	I/O	5VT	Alternate: TIMER19_BRKIN0, TIMER4_CH1,
				QSPI_IO2 ⁽⁶⁾ , EXMC_A1, EVENTOUT
			_,,	Default: PF8
PF8	16	I/O	5VT	Alternate: TIMER19_BRKIN2, TIMER4_CH1,
				QSPI_IO0 ⁽⁶⁾ , EXMC_A24, EVENTOUT
				Default: PF9 Alternate: TIMER19_BRKIN0, TIMER14_CH0,
PF9	17	I/O	5VT	SPI1_SCK, TIMER1_CH3, QSPI_IO1(6), EXMC_A25,
				EVENTOUT
				Default: PF10
PF10	18	I/O	5VT	Alternate: TIMER19_BRKIN2, TIMER14_CH1,
	.0	., 0	011	SPI1_SCK, QSPI_SCK ⁽⁶⁾ , EXMC_A0, EVENTOUT
				Default: OSCIN, PF0
				Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2,
OSCIN-PF0	OSCIN-PF0 19	I/O	5VT	EVENTOUT
				Additional: ADC0_IN9, OSCIN, CLAIN16
OSCOLIT				Default: OSCOUT, PF1
OSCOUT-	20	I/O	5VT	Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT
PF1				Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17
				Default: NRST
NRST-PG10	21	I/O	5VT	Alternate: CK_OUT, EVENTOUT
				Additional: PG10 ⁽⁷⁾
				Default: PC0
				Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0,
PC0	22	I/O	5VT	HPDF_DATAIN4, TRIGSEL_IN8, EXMC_CLK,
				EVENTOUT
				Additional: ADC01_IN5, CMP2_IM Default: PC1
				Alternate: LPTIMER_OUT, TIMER0_CH1,
PC1	23	I/O		HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ ,
101	20	1,0		TRIGSEL_IN9, EXMC_NOE, EVENTOUT
				Additional: ADC01_IN6, CMP2_IP
				Default: PC2
				Alternate: HPDF_CKOUT, LPTIMER_IN1,
DC2	24	I/O	5VT	TIMER0_CH2, CMP2_OUT, TIMER19_CH1,
PC2	∠4	1/0	571	HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2,
				EXMC_NWE, EVENTOUT
				Additional: ADC01_IN7, CMP7_IP
				Default: PC3
PC3	25	I/O		Alternate: LPTIMER_ETI0, TIMER0_CH3,
	_ -			TIMER0_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ ,
				HRTIMER_FLT6, EXMC_NWAIT, EVENTOUT



			GD32G	553QxTx LQFP128
Din Name	Dime	Pin	I/O	Functions description
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Additional: ADC01_IN8
				Default: PF2
PF2	26	I/O	5VT	Alternate: TIMER19_CH2, I2C1_SMBA, EXMC_A2,
				EVENTOUT
				Default: PA0
				Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX,
				USART1_CTS, CMP0_OUT, TIMER7_BRKIN0,
PA0	27	I/O		TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0,
				TIMER1_ETI, EXMC_A13, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM,
				CMP2_IP, WKUP0, CLAIN18
				Default: PA1
				Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1,
				UART3_RX, USART1_RTS, USART1_DE,
PA1	28	I/O		TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1,
				EXMC_A14, EVENTOUT
				Additional: ADC01_IN1, CMP0_IP, CLAIN19
				Default: PA2
				Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT,
PA2	29	I/O	5VT	USART1_TX, CMP1_OUT, TIMER14_CH0,
				QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDFAUDIO, EXMC_A15, EVENTOUT
				Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT
VSS	30	Р	_	Default: VSS
VDD	31	P	_	Default: VDD
100				Default: PA3
				Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX,
PA3	32	I/O		TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1,
				TRIGSEL_IN4, EXMC_A16, EVENTOUT
				Additional: ADC0_IN3, CMP1_IP
				Default: PA4
				Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS,
PA4	33	I/O		USART1_CK, HRTIMER_ST2CH0, EXMC_A17,
				EVENTOUT
		1		Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
				Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK,
PA5	34	I/O		USART2_TX, HRTIMER_ST2CH1, EXMC_A18,
1 70	. 7.0	34 1/0		EVENTOUT
				Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM
				Default: PA6
				Alternate: TIMER15_CH0, TIMER2_CH0,
PA6	35	I/O		TIMER7_BRKIN0, SPI0_MISO, USART2_RX,
				TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ ,
				HRTIMER_ST3CH0, CK_HPDFAUDIO, EXMC_A19,



GD32G553QxTx LQFP128					
Pin Name	Pins	Pin	I/O	Functions description	
Pili Naille	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description	
				EVENTOUT	
				Additional: ADC1_IN2, DAC1_OUT0	
				Default: PA7	
				Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT,	
PA7	36	I/O		TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0,	
				CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EXMC_A20, EVENTOUT	
				Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1	
				Default: PC4	
				Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX,	
PC4	37	I/O	5VT	HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7,	
				EXMC_NE0, EVENTOUT	
				Additional: ADC1_IN4	
				Default: PC5	
				Alternate: TIMER14_BRKIN0, TIMER0_MCH3,	
PC5	38	I/O		USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9,	
				EXMC_NE1, EVENTOUT	
				Additional: ADC1_IN10, WKUP4	
				Default: PB0	
				Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1,	
				HPDF_CKOUT, TIMERO_MCH1, HRTIMER_ST4CH0,	
PB0	39	I/O		QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4,	
				EXMC_A1, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP,	
				CLAIN8	
				Default: PB1	
				Alternate: TIMER2_CH3, TIMER7_MCH2,	
				HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0,	
PB1	40	I/O		CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ ,	
				TRIGSEL_OUT4, HRTIMER_SCOUT, EXMC_A2,	
				EVENTOUT	
				Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9	
				Default: PB2	
				Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0,	
PB2	41	I/O		TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1,	
				HRTIMER_ST5CH0, QSPI_IO1(3), HRTIMER_SCIN,	
				EXMC_A3, EVENTOUT	
VSSA	42	Р	_	Additional: ADC1_IN11, CMP3_IM, CLAIN10 Default: VSSA	
VREFP	43	Р	_	Default: VREFP	
VREFP	44	P	_	Default: VREFP	
VDDA	45	P	_	Default: VDDA	
VSS	46	P	_	Default: VSS	
VDD	47	P	_	Default: VDD	
PF11	48	I/O	5VT	Default: PF11	
1111	+0	1/0	JVI	Dolavit I I I I	



			GD32G	553QxTx LQFP128
Pin Name	Pins	Pin	I/O	Functions description
riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Alternate: TIMER19_ETI, EXMC_NE3, EVENTOUT
PF12	49	I/O	5VT	Default: PF12
1112	43	1/0	371	Alternate: TIMER19_CH0, EXMC_A6, EVENTOUT
				Default: PF13
PF13	50	I/O	5VT	Alternate: TIMER19_CH1, HPDF_DATAIN6,
				I2C3_SMBA, EXMC_A7, EVENTOUT
				Default: PF14
PF14	51	I/O	5VT	Alternate: TIMER19_CH2, HPDF_CKIN6, I2C3_SCL,
				EXMC_A8, EVENTOUT
			_,	Default: PF15
PF15	52	I/O	5VT	Alternate: TIMER19_CH3, I2C3_SDA, EXMC_A9,
				EVENTOUT P. () DE7
				Default: PE7
PE7	53	I/O		Alternate: TIMER0_ETI, HPDF_DATAIN2, EXMC_D4,
				EVENTOUT Additional: ADC2_IN3, CMP3_IP
				_ ,
				Default: PE8
PE8	54	I/O	5VT	Alternate: TIMER4_CH2, TIMER0_MCH0, HPDF_CKIN2, EXMC_D5, EVENTOUT
				Additional: ADC23_IN5, CMP3_IM
				Default: PE9
				Alternate: TIMER4_CH3, TIMER0_CH0,
PE9	55	I/O	5VT	HPDF_CKOUT, SPI0_IO2, EXMC_D6, EVENTOUT
				Additional: ADC2_IN1, CMP7_IP
				Default: PE10
				Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI0_IO3,
PE10	56	I/O	5VT	QSPI_SCK ⁽⁴⁾ , EXMC_D7, EVENTOUT
				Additional: ADC2_IN12, ADC3_IN13
				Default: PE11
			_,	Alternate: TIMER0_CH1, HPDF_CKIN4, QSPI_CSN ⁽⁴⁾ ,
PE11	57	I/O	5VT	EXMC_D8, EVENTOUT
				Additional: ADC2_IN13, ADC3_IN14
				Default: PE12
DE40	50	1/0	EV/T	Alternate: TIMER0_MCH2, HPDF_DATAIN5,
PE12	58	I/O	5VT	QSPI_IO0 ⁽⁴⁾ , EXMC_D9, EVENTOUT
				Additional: ADC2_IN14, ADC3_IN15
				Default: PE13
DE12	PE13 59	1/0	5\/T	Alternate: TIMER0_CH2, HPDF_CKIN5, QSPI_IO1 ⁽⁴⁾ ,
PEIS		I/O	5VT	EXMC_D10, EVENTOUT
				Additional: ADC2_IN2
				Default: PE14
PE14	60	I/O	I 5\/T I	Alternate: TIMER0_CH3, TIMER0_BRKIN2,
		,,,		QSPI_IO2 ⁽⁴⁾ , EXMC_D11, EVENTOUT
				Additional: ADC3_IN0
PE15	61	I/O	5VT	Default: PE15



			GD32G	553QxTx LQFP128
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER0_BRKIN0, TIMER0_MCH3, USART2_RX, QSPI_IO3 ⁽⁴⁾ , EXMC_D12, EVENTOUT Additional: ADC3_IN1
PB10	62	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EXMC_A7, EVENTOUT Additional: CMP4_IM
VSS	63	Р	-	Default: VSS
VDD	64	Р	-	Default: VDD
PB11	65	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP
PB12	66	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EXMC_A9, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM
PB13	67	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EXMC_A10, EVENTOUT Additional: ADC2_IN4, CMP4_IP
PB14	68	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EXMC_A11, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP
PB15	69	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EXMC_A12, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM
PD8	70	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, EXMC_D13, EVENTOUT Additional: ADC3_IN11, CMP7_IM
PD9	71	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, EXMC_D14,



	GD32G553QxTx LQFP128						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description			
		Туре	Level	EVENTOUT Additional: ADC3_IN12, CMP7_IM			
PD10	72	I/O	5VT	Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, EXMC_D15, EVENTOUT Additional: ADC23_IN6, CMP5_IM			
PD11	73	I/O		Default: PD11 Alternate: TIMER4_ETI, I2C3_SMBA, USART2_CTS, EXMC_A16, EVENTOUT Additional: ADC23_IN7, CMP5_IP			
PD12	74	I/O		Default: PD12 Alternate: TIMER3_CH0, USART2_RTS, USART2_DE, EXMC_A17, EVENTOUT Additional: ADC23_IN8, CMP4_IP			
PD13	75	I/O	5VT	Default: PD13 Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT Additional: ADC23_IN9, CMP4_IM			
PD14	76	I/O		Default: PD14 Alternate: TIMER3_CH2, SPI0_IO2, EXMC_D0, EVENTOUT Additional: ADC23_IN10, CMP6_IP			
PD15	77	I/O	5VT	Default: PD15 Alternate: TIMER3_CH3, SPI0_IO3, SPI1_NSS, EXMC_D1, EVENTOUT Additional: CMP6 IM			
VSS	78	Р	-	Default: VSS			
VDD	79	Р	-	Default: VDD			
PC6	80	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EXMC_NE2, EVENTOUT			
PC7	81	I/O	5VT	Default: PC7 Alternate: HPDF_DATAIN3, TIMER2_CH1, HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT, I2C3_SDA, HRTIMER_ ST5CH1, EXMC_NE3, EVENTOUT			
PG0	82	I/O	5VT	Default: PG0 Alternate: TIMER19_MCH0, EXMC_A10, EVENTOUT			
PG1	83	I/O	5VT	Default: PG1 Alternate: TIMER19_MCH1, EXMC_A11, EVENTOUT			
PG2	84	I/O	5VT	Default: PG2 Alternate: TIMER0_BRKIN1, TIMER19_MCH2, SPI0_SCK, EXMC_A12, EVENTOUT			
PG3	85	I/O	5VT	Default: PG3			



GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER19_BRKIN0, I2C3_SCL, SPI0_MISO, TIMER19_MCH3, EXMC_A13, EVENTOUT
PG4	86	I/O	5VT	Default: PG4 Alternate: TIMER7_BRKIN1, TIMER19_BRKIN2, I2C3_SDA, SPI0_MOSI, EXMC_A14, EVENTOUT
PC8	87	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2, HRTIMER_ST4CH0, TIMER7_CH2, TIMER19_CH2, CMP6_OUT, I2C2_SCL, EXMC_NBL0, EVENTOUT
PC9	88	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3, HRTIMER_ST4CH1, TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA, EXMC_NBL1, EVENTOUT
PA8	89	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EXMC_A21, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11
PA9	90	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EXMC_A22, EVENTOUT Additional: ADC3_IN17, CLAIN12
PA10	91	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EXMC_A23, EVENTOUT Additional: CLAIN13, LVD_IN
PA11	92	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EXMC_A24, EVENTOUT Additional: CLAIN14
PA12	93	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EXMC_A25, EVENTOUT Additional: CLAIN15
VSS	94	Р	-	Default: VSS



GD32G553QxTx LQFP128				
Pin Name	Pins	Pin	I/O	Functions description
riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	runctions description
VDD	95	Р	-	Default: VDD
PA13	96	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, CMP7_OUT, TIMER3_CH2, TRIGSEL_IN10, EXMC_A5, EVENTOUT
PF6	97	I/O	5VT	Default: PF6 Alternate: TIMER4_ETI, TIMER3_CH3, I2C1_SCL, TIMER4_CH0, USART2_RTS, USART2_DE, QSPI_IO3 ⁽⁶⁾ , EVENTOUT
PA14	98	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, CMP7_OUT, TRIGSEL_IN11, EVENTOUT
PA15	99	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0
PC10	100	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EXMC_D0, EVENTOUT
PC11	101	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EXMC_D1,EVENTOUT
PC12	102	I/O	5VT	Default: PC12 Alternate: TIMER4_CH1, HRTIMER_EXEV0, TIMER7_MCH2, UART4_TX, SPI2_MOSI, USART2_CK, EXMC_A0, EVENTOUT
PG5	103	I/O	5VT	Default: PG5 Alternate: TIMER19_ETI, SPI0_NSS, EXMC_A15, EVENTOUT
PG6	104	I/O	5VT	Default: PG6 Alternate: TIMER19_BRKIN0, I2C2_SMBA, EVENTOUT
PG7	105	I/O	5VT	Default: PG7 Alternate: TIMER19_BRKIN1, I2C2_SCL, EVENTOUT
PG8	106	I/O	5VT	Default: PG8 Alternate: I2C2_SDA, EXMC_NE2, EVENTOUT
PG9	107	I/O	5VT	Default: PG9



GD32G553QxTx LQFP128				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER7_BRKIN1, SPI2_SCK, USART0_TX, EXMC_NE1, TIMER14_MCH0, EVENTOUT
PD0	108	I/O	5VT	Default: PD0 Alternate: HPDF_CKIN6, TIMER7_MCH3, CAN0_RX, EXMC_D2, TRIGSEL_IN3, EVENTOUT
PD1	109	I/O	5VT	Default: PD1 Alternate: HPDF_DATAIN6, TIMER7_CH3, TIMER7_BRKIN2, CAN0_TX, EXMC_D3, TRIGSEL_IN6, QSPI_DQS ⁽⁵⁾ , EVENTOUT
VSS	110	Р	-	Default: VSS
VDD	111	Р	-	Default: VDD
PD2	112	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX, QSPI_SCK ⁽⁵⁾ , EVENTOUT
PD3	113	I/O	5VT	Default: PD3 Alternate: TIMER1_CH0, TIMER1_ETI, HPDF_CKOUT, USART1_CTS, QSPI_CSN ⁽⁵⁾ , EXMC_CLK, EVENTOUT
PD4	114	I/O	5VT	Default: PD4 Alternate: TIMER1_CH1, USART1_RTS, USART1_DE, QSPI_IO0 ⁽⁵⁾ , EXMC_NOE, EVENTOUT
PD5	115	I/O	5VT	Default: PD5 Alternate: USART1_TX, QSPI_IO1, EXMC_NWE, EVENTOUT
PD6	116	I/O	5VT	Default: PD6 Alternate: TIMER1_CH3, HPDF_CKIN4, HPDF_DATAIN1, USART1_RX, QSPI_IO2 ⁽⁵⁾ , EXMC_NWAIT, EVENTOUT
PD7	117	I/O	5VT	Default: PD7 Alternate: TIMER1_CH2, HPDF_DATAIN4, HPDF_CKIN1, USART1_CK, QSPI_IO3 ⁽⁵⁾ , EXMC_NE0, EVENTOUT
PB3	118	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOUT, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1
PB4	119	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2



GD32G553QxTx LQFP128					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
PB5	120	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3	
PB6	121	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EXMC_A4, EVENTOUT Additional: CLAIN4	
PB7	122	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, EXMC_NL/EXMC_NADV, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5	
PB8/BOOT0	123	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6	
PB9	124	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EXMC_A6, EVENTOUT Additional: CLAIN7	
PE0	125	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, TIMER19_MCH3, TIMER15_CH0, TIMER19_ETI, USART0_TX, HRTIMER_ST6CH0, EXMC_NBL0, EVENTOUT	
PE1	126	I/O	5VT	Default: PE1 Alternate: TIMER16_CH0, TIMER19_CH3, USART0_RX, HRTIMER_ST6CH1, EXMC_NBL1, EVENTOUT	
VSS	127	Р	-	Default: VSS	



GD32G553QxTx LQFP128						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
VDD	128	Р	-	Default: VDD		

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.



2.6.2. GD32G553VxTx LQFP100 pin definitions

Table 2-4. GD32G553VxTx LQFP100 pin definitions

			GD32G	5553VxTx LQFP100
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O	5VT	Default: PE2 Alternate: TIMER2_CH0, TIMER19_CH0, HRTIMER_ST7CH0, EXMC_A23, EVENTOUT
PE3	2	I/O	5VT	Default: PE3 Alternate: TIMER2_CH1, TIMER19_CH1, HRTIMER_ST7CH1, EXMC_A19, EVENTOUT
PE4	3	I/O	5VT	Default: PE4 Alternate: TIMER0_BRKIN1, TIMER2_CH2, HPDF_DATAIN3, TIMER19_MCH0, EXMC_A20, EVENTOUT
PE5	4	I/O	5VT	Default: PE5 Alternate: TIMER2_CH3, HPDF_CKIN3, TIMER19_MCH1, EXMC_A21, EVENTOUT
PE6	5	I/O	5VT	Default: PE6 Alternate: TIMER19_MCH2, EXMC_A22, EVENTOUT Additional: WKUP2, RTC_TAMP2
VBAT	6	Р	-	Default: VBAT
PC13	7	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0
PC14- OSC32IN	8	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15- OSC32OUT	9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
PF9	10	I/O	5VT	Default: PF9 Alternate: TIMER19_BRKIN0, TIMER14_CH0, SPI1_SCK, TIMER4_CH3, QSPI_IO1 ⁽⁶⁾ , EXMC_A25, EVENTOUT
PF10	11	I/O	5VT	Default: PF10 Alternate: TIMER19_BRKIN2, TIMER14_CH1, SPI1_SCK, QSPI_SCK ⁽⁶⁾ , EXMC_A0, EVENTOUT
OSCIN-PF0	12	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16
OSCOUT- PF1	13	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17



			GD32G	553VxTx LQFP100
D' N	D	Pin	I/O	E
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
NRST-PG10	14	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾
PC0	15	I/O	5VT	Default: PC0 Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0, HPDF_DATAIN4, TRIGSEL_IN8, EXMC_CLK, EVENTOUT Additional: ADC01_IN5, CMP2_IM
PC1	16	I/O		Default: PC1 Alternate: LPTIMER_OUT, TIMER0_CH1, HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ , TRIGSEL_IN9, EXMC_NOE, EVENTOUT Additional: ADC01_IN6, CMP2_IP
PC2	17	I/O	5VT	Default: PC2 Alternate: HPDF_CKOUT, LPTIMER_IN1, TIMER0_CH2, CMP2_OUT, TIMER19_CH1, HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2, EXMC_NWE, EVENTOUT Additional: ADC01_IN7, CMP7_IP
PC3	18	I/O		Default: PC3 Alternate: LPTIMER_ETI0, TIMER0_CH3, TIMER0_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ , HRTIMER_FLT6, EXMC_NWAIT, EVENTOUT Additional: ADC01_IN8
PF2	19	I/O	5VT	Default: PF2 Alternate: TIMER19_CH2, I2C1_SMBA, EXMC_A2, EVENTOUT
PA0	20	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EXMC_A13, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18
PA1	21	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EXMC_A14, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19
PA2	22	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDFAUDIO, EXMC_A15, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT



			GD32G	553VxTx LQFP100
Pin Name	Pins	Pin	I/O	Functions description
1 III Nullio	1 1110	Type ⁽¹⁾	Level ⁽²⁾	i unotione decomption
VSS	23	Р	-	Default: VSS
VDD	24	Р	-	Default: VDD
BAO	0.5	1/0		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX,
PA3	25	I/O		TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EXMC_A16, EVENTOUT Additional: ADC0_IN3, CMP1_IP
PA4	26	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EXMC_A17, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
PA5	27	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EXMC_A18, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM
PA6	28	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDFAUDIO, EXMC_A19, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0
PA7	29	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EXMC_A20, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1
PC4	30	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EXMC_NE0, EVENTOUT Additional: ADC1_IN4
PC5	31	I/O		Default: PC5 Alternate: TIMER14_BRKIN0, TIMER0_MCH3, USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9, EXMC_NE1, EVENTOUT Additional: ADC1_IN10, WKUP4
PB0	32	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EXMC_A1, EVENTOUT



GD32G553VxTx LQFP100					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
				Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8	
PB1	33	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOUT, EXMC_A2, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9	
PB2	34	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EXMC_A3, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10	
VSSA	35	Р	-	Default: VSSA	
VREFP	36	Р	-	Default: VREFP	
VDDA	37	Р	-	Default: VDDA	
PE7	38	I/O		Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, EXMC_D4, EVENTOUT Additional: ADC2_IN3, CMP3_IP	
PE8	39	I/O	5VT	Default: PE8 Alternate: TIMER4_CH2, TIMER0_MCH0, HPDF_CKIN2, EXMC_D5, EVENTOUT Additional: ADC23_IN5, CMP3_IM	
PE9	40	I/O	5VT	Default: PE9 Alternate: TIMER4_CH3, TIMER0_CH0, HPDF_CKOUT, SPI0_IO2, EXMC_D6, EVENTOUT Additional: ADC2_IN1, CMP7_IP	
PE10	41	I/O	5VT	Default: PE10 Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI0_IO3, QSPI_SCK ⁽⁴⁾ , EXMC_D7, EVENTOUT Additional: ADC2_IN12, ADC3_IN13	
PE11	42	I/O	5VT	Default: PE11 Alternate: TIMER0_CH1, HPDF_CKIN4, QSPI_CSN ⁽⁴⁾ , EXMC_D8, EVENTOUT Additional: ADC2_IN13, ADC3_IN14	
PE12	43	I/O	5VT	Default: PE12 Alternate: TIMER0_MCH2, HPDF_DATAIN5, QSPI_IO0 ⁽⁴⁾ , EXMC_D9, EVENTOUT Additional: ADC2_IN14, ADC3_IN15	
PE13	44	I/O	5VT	Default: PE13 Alternate: TIMER0_CH2, HPDF_CKIN5, QSPI_IO1 ⁽⁴⁾ , EXMC_D10, EVENTOUT	



Pin Name			2G553VxTx LQFP100	GD32G			
PE14			Functions description	I/O	Pin	Dina	Din Nama
PE14			Punctions description	Level ⁽²⁾	Type ⁽¹⁾	Pins	Pin Name
PE14			Additional: ADC2_IN2				
PE14			Default: PE14				
PE15			Alternate: TIMER0_CH3, TIMER0_BRKIN2,	5\/T	1/0	45	DE1/
Default: PE15 46 I/O 5VT Default: PE15 Alternate: TIMER0_BRKIN0, TIMER0_MCH3,			QSPI_IO2 ⁽⁴⁾ , EXMC_D11, EVENTOUT	371	1/0	40	1 614
PE15			-				
PE15							
Additional: ADC3_IN1		OUT		5VT	I/O	46	PE15
Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT EXMC_A7, EVENTOUT Additional: CMP4_IM VSS	VIOC	001					
Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT EXMC_A7, EVENTOUT Additional: CMP4_IM VSS							
PB10							
TIMERO_BRKINO, HRTIMER_FLT2, TRIGSEL_OUT EXMC_A7, EVENTOUT Additional: CMP4_IM VSS	,						
Additional: CMP4_IM	OU	OUT2	TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_O		1/0	47	PB10
VSS 48 P - Default: VSS VDD 49 P - Default: VDD Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN(4), HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX			EXMC_A7, EVENTOUT				
VDD 49 P - Default: VDD Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK_CAN1_RX			Additional: CMP4_IM				
Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK_CAN1_RX			Default: VSS	-	Р	48	VSS
Alternate: TIMER1_CH3, HPDF_DATAIN3, PB11 50 I/O HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK_CAN1_RX			Default: VDD	-	Р	49	VDD
PB11 50 I/O HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK_CAN1_RX							
HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK_CAN1_RX					I/O		
Additional: ADC01_IN13, CMP5_IP Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX						50	PB11
Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK_CAN1_RX							
Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS,							
TIMERO BRKINO USART2 CK CAN1 RX	SS.	3.					
PR12 51 I/O	,	•				_,	
HPDF_DATAIN1, HRTIMER_ST2CH0, EXMC_A9,	_A9,	۱9,	HPDF_DATAIN1, HRTIMER_ST2CH0, EXMC_AS		I/O	51	PB12
EVENTOUT			EVENTOUT				
Additional: ADC3_IN2, ADC0_IN10, CMP6_IM	1		Additional: ADC3_IN2, ADC0_IN10, CMP6_IM				
Default: PB13							
Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CT		_CTS				50	DD 40
PB13 52 I/O CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EXMC_A10, EVENTOUT	Ι,				I/O	52	PB13
Additional: ADC2_IN4, CMP4_IP							
Default: PB14			·				
Alternate: TIMER14 CH0, SPI1 MISO,							
TIMERO_MCH1, USART2_RTS, USART2_DE,	,		TIMER0_MCH1, USART2_RTS, USART2_DE,		1/0	50	DD4.4
PB14 53 I/O CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0,	3CH0	H0,	CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH		1/0	53	PB14
TRIGSEL_OUT1, EXMC_A11, EVENTOUT							
Additional: ADC3_IN3, ADC0_IN4, CMP6_IP							
Default: PB15							
Alternate: RTC_REFIN, TIMER14_CH1,	10						
PB15 54 I/O TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1,					I/O	54	PB15
TRIGSEL OUT5, EXMC A12, EVENTOUT	11,	,					
Additional: ADC3_IN4, ADC1_IN14, CMP5_IM	1						



			GD32G	553VxTx LQFP100
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PD8	55	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, EXMC_D13, EVENTOUT Additional: ADC3_IN11, CMP7_IM
PD9	56	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, EXMC_D14, EVENTOUT Additional: ADC3_IN12, CMP7_IM
PD10	57	I/O	5VT	Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, EXMC_D15, EVENTOUT Additional: ADC23_IN6, CMP5_IM
PD11	58	I/O		Default: PD11 Alternate: TIMER4_ETI, I2C3_SMBA, USART2_CTS, EXMC_A16, EVENTOUT Additional: ADC23_IN7, CMP5_IP
PD12	59	I/O		Default: PD12 Alternate: TIMER3_CH0, USART2_RTS, USART2_DE, EXMC_A17, EVENTOUT Additional: ADC23_IN8, CMP4_IP
PD13	60	I/O	5VT	Default: PD13 Alternate: TIMER3_CH1, EXMC_A18, EVENTOUT Additional: ADC23_IN9, CMP4_IM
PD14	61	I/O		Default: PD14 Alternate: TIMER3_CH2, SPI0_IO2, EXMC_D0, EVENTOUT Additional: ADC23_IN10, CMP6_IP
PD15	62	I/O	5VT	Default: PD15 Alternate: TIMER3_CH3, SPI0_IO3, SPI1_NSS, EXMC_D1, EVENTOUT Additional: CMP6_IM
VSS	63	Р	-	Default: VSS
VDD	64	Р	-	Default: VDD
PC6	65	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EXMC_NE2, EVENTOUT
PC7	66	I/O	5VT	Default: PC7 Alternate: HPDF_DATAIN3, TIMER2_CH1, HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT, I2C3_SDA, HRTIMER_ ST5CH1, EXMC_NE3, EVENTOUT
PC8	67	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2, HRTIMER_ST4CH0,



	GD32G553VxTx LQFP100					
Pin Name	Pins	Pin	I/O	Functions description		
1 III Namo	1 1110	Type ⁽¹⁾	Level ⁽²⁾	i unotiono decomption		
				TIMER7_CH2, TIMER19_CH2, CMP6_OUT,		
				I2C2_SCL, EXMC_NBL0, EVENTOUT		
				Default: PC9		
PC9	68	I/O	5VT	Alternate: TIMER2_CH3, HRTIMER_ST4CH1,		
				TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA,		
				EXMC_NBL1, EVENTOUT		
				Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA,		
				TIMERO_CHO, USARTO_CK, CMP6_OUT,		
PA8	69	I/O	5VT	TIMER3_ETI, CAN2_RX, SPI1_NSS,		
PAO	09	1/0	371	HRTIMER_STOCHO, UART4_RX, EXMC_A21,		
l				EVENTOUT		
				Additional: ADC3_IN16, NMI, CLAIN11		
				Default: PA9		
				Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1,		
				USARTO_TX, CMP4_OUT, TIMER14_BRKINO,		
PA9	70	I/O	5VT	TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1,		
				TRIGSEL_IN13, EXMC_A22, EVENTOUT		
				Additional: ADC3_IN17, CLAIN12		
				Default: PA10		
		I/O	5VT	Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA,		
PA10	71			SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT,		
IAIU	/ '			TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0,		
				TRIGSEL_IN12, EXMC_A23, EVENTOUT		
				Additional: CLAIN13, LVD_IN		
				Default: PA11		
				Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0,		
PA11	72	I/O	5VT	USARTO_CTS, CMPO_OUT, CANO_RX, TIMER3_CH0,		
				TIMERO_CH3, TIMERO_BRKIN2, HRTIMER_ST1CH1,		
				TRIGSEL_IN13, EXMC_A24, EVENTOUT Additional: CLAIN14		
				Default: PA12		
				Alternate: TIMER15_CH0, TIMER0_MCH1,		
				USARTO_RTS, USARTO_DE, CMP1_OUT, CANO_TX,		
PA12	73	I/O	5VT	TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0,		
				TRIGSEL_IN12, EXMC_A25, EVENTOUT		
				Additional: CLAIN15		
VSS	74	Р	-	Default: VSS		
VDD	75	Р	_	Default: VDD		
				Default: JTMS, SWDIO, PA13		
				Alternate: TIMER15_MCH0, TIMER0_BRKIN1,		
PA13	76	I/O	5VT	I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1,		
1				USART2_CTS, CMP7_OUT, TIMER3_CH2,		
				TRIGSEL_IN10, EXMC_A5, EVENTOUT		
PA14	77	I/O	5VT	Default: JTCK, SWCLK, PA14		



			GD32G	553VxTx LQFP100
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, CMP7_OUT, TRIGSEL_IN11, EVENTOUT
PA15	78	1/0	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0
PC10	79	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EXMC_D0, EVENTOUT
PC11	80	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EXMC_D1,EVENTOUT
PC12	81	I/O	5VT	Default: PC12 Alternate: TIMER4_CH1, HRTIMER_EXEV0, TIMER7_MCH2, UART4_TX, SPI2_MOSI, USART2_CK, EXMC_A0, EVENTOUT
PD0	82	I/O	5VT	Default: PD0 Alternate: HPDF_CKIN6, TIMER7_MCH3, CAN0_RX, EXMC_D2, TRIGSEL_IN3, EVENTOUT
PD1	83	I/O	5VT	Default: PD1 Alternate: HPDF_DATAIN6, TIMER7_CH3, TIMER7_BRKIN2, CAN0_TX, EXMC_D3, TRIGSEL_IN6, QSPI_DQS ⁽⁵⁾ , EVENTOUT
PD2	84	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX, QSPI_SCK ⁽⁵⁾ , EVENTOUT
PD3	85	I/O	5VT	Default: PD3 Alternate: TIMER1_CH0, TIMER1_ETI, HPDF_CKOUT, USART1_CTS, QSPI_CSN ⁽⁵⁾ , EXMC_CLK, EVENTOUT
PD4	86	I/O	5VT	Default: PD4 Alternate: TIMER1_CH1, USART1_RTS, USART1_DE, QSPI_IO0 ⁽⁵⁾ , EXMC_NOE, EVENTOUT
PD5	87	I/O	5VT	Default: PD5 Alternate: USART1_TX, QSPI_IO1, EXMC_NWE, EVENTOUT
PD6	88	I/O	5VT	Default: PD6 Alternate: TIMER1_CH3, HPDF_CKIN4, HPDF_DATAIN1, USART1_RX, QSPI_IO2 ⁽⁵⁾ , EXMC_NWAIT, EVENTOUT



			GD32G	553VxTx LQFP100
Pin Name	Pins	Pin	I/O	Functions description
1 III Name	1 1113	Type ⁽¹⁾	Level ⁽²⁾	i unctions description
PD7	89	I/O	5VT	Default: PD7 Alternate: TIMER1_CH2, HPDF_DATAIN4, HPDF_CKIN1, USART1_CK, QSPI_IO3 ⁽⁵⁾ , EXMC_NE0, EVENTOUT
PB3	90	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOUT, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1
PB4	91	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2
PB5	92	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3
PB6	93	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EXMC_A4, EVENTOUT Additional: CLAIN4
PB7	94	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, EXMC_NL/EXMC_NADV, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5
PB8/BOOT0	95	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT



	GD32G553VxTx LQFP100						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description			
				Additional: CLAIN6			
PB9	96	I/O		Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EXMC_A6, EVENTOUT Additional: CLAIN7			
PE0	97	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, TIMER19_MCH3, TIMER15_CH0, TIMER19_ETI, USART0_TX, HRTIMER_ST6CH0, EXMC_NBL0, EVENTOUT			
PE1	98	I/O	5VT	Default: PE1 Alternate: TIMER16_CH0, TIMER19_CH3, USART0_RX, HRTIMER_ST6CH1, EXMC_NBL1, EVENTOUT			
VSS	99	Р	-	Default: VSS			
VDD	100	Р	-	Default: VDD			

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.



2.6.3. GD32G553MxY7TR WLCSP81 pin definitions

Table 2-5. GD32G553MxY7TR WLCSP81 pin definitions

			GD32G5	53MxY7TR WLCSP81
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VDD	A1	Р	-	Default: VDD
VSS	B1	Р	-	Default: VSS
				Default: PA12
PA12	C1	I/O	5VT	Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EXMC_A25, EVENTOUT Additional: CLAIN15
PA8	D1	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EXMC_A21, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11
VDD	E1	Р	-	Default: VDD
VSS	F1	Р	-	Default: VSS
PD8	G1	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, EXMC_D13, EVENTOUT Additional: ADC3_IN11, CMP7_IM
PB13	H1	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EXMC_A10, EVENTOUT Additional: ADC2_IN4, CMP4_IP
VDD	J1	Р	-	Default: VDD
PA15	A2	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0
PA13	B2	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, CMP7_OUT, TIMER3_CH2, TRIGSEL_IN10, EXMC_A5, EVENTOUT
PA11	C2	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0,



	GD32G553MxY7TR WLCSP81				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
		71.		TIMERO_CH3, TIMERO_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EXMC_A24, EVENTOUT Additional: CLAIN14	
PC9	D2	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3, HRTIMER_ST4CH1, TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA, EXMC_NBL1, EVENTOUT	
PD11	E2	I/O		Default: PD11 Alternate: TIMER4_ETI, I2C3_SMBA, USART2_CTS, EXMC_A16, EVENTOUT Additional: ADC23_IN7, CMP5_IP	
PD10	F2	I/O	5VT	Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, EXMC_D15, EVENTOUT Additional: ADC23_IN6, CMP5_IM	
PB14	G2	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EXMC_A11, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP	
PB11	H2	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EXMC_A8, EVENTOUT Additional: ADC01_IN13, CMP5_IP	
VSS	J2	Р	-	Default: VSS	
PC12	А3	I/O	5VT	Default: PC12 Alternate: TIMER4_CH1, HRTIMER_EXEV0, TIMER7_MCH2, UART4_TX, SPI2_MOSI, USART2_CK, EXMC_A0, EVENTOUT	
PC10	В3	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EXMC_D0, EVENTOUT	
PA14	C3	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, CMP7_OUT, TRIGSEL_IN11, EVENTOUT	
PA10	D3	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EXMC_A23, EVENTOUT Additional: CLAIN13, LVD_IN	



			GD32G5	53MxY7TR WLCSP81
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PC6	E3	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EXMC_NE2, EVENTOUT
PD9	F3	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, EXMC_D14, EVENTOUT Additional: ADC3_IN12, CMP7_IM
PB12	G3	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EXMC_A9, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM
PB10	НЗ	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EXMC_A7, EVENTOUT Additional: CMP4_IM
PE14	J3	I/O	5VT	Default: PE14 Alternate: TIMER0_CH3, TIMER0_BRKIN2, QSPI_IO2 ⁽⁴⁾ , EXMC_D11, EVENTOUT Additional: ADC3_IN0
PD1	A4	I/O	5VT	Default: PD1 Alternate: HPDF_DATAIN6, TIMER7_CH3, TIMER7_BRKIN2, CAN0_TX, EXMC_D3, TRIGSEL_IN6, QSPI_DQS ⁽⁵⁾ , EVENTOUT
PD0	B4	I/O	5VT	Default: PD0 Alternate: HPDF_CKIN6, TIMER7_MCH3, CAN0_RX, EXMC_D2, TRIGSEL_IN3, EVENTOUT
PC11	C4	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EXMC_D1,EVENTOUT
PA9	D4	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EXMC_A22, EVENTOUT Additional: ADC3_IN17, CLAIN12
PB15	E4	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1,



			GD32G5	53MxY7TR WLCSP81
Pin Name	Pins	Pin	1/0	Functions description
		Type ⁽¹⁾	Level ⁽²⁾	. unonono uccompuen
				TRIGSEL_OUT5, EXMC_A12, EVENTOUT
				Additional: ADC3_IN4, ADC1_IN14, CMP5_IM
				Default: PE15
PE15	F4	I/O	5VT	Alternate: TIMER0_BRKIN0, TIMER0_MCH3,
				USART2_RX, QSPI_IO3 ⁽⁴⁾ , EXMC_D12, EVENTOUT Additional: ADC3 IN1
				Default: PE13
				Alternate: TIMER0_CH2, HPDF_CKIN5, QSPI_IO1 ⁽⁴⁾ ,
PE13	G4	I/O	5VT	EXMC_D10, EVENTOUT
				Additional: ADC2_IN2
				Default: PE11
PE11	H4	I/O	5VT	Alternate: TIMER0_CH1, HPDF_CKIN4, QSPI_CSN ⁽⁴⁾ ,
''	114	1/0	3 7 1	EXMC_D8, EVENTOUT
				Additional: ADC2_IN13, ADC3_IN14
				Default: PE10
PE10	J4	I/O	5VT	Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI0_IO3,
				QSPI_SCK ⁽⁴⁾ , EXMC_D7, EVENTOUT Additional: ADC2_IN12, ADC3_IN13
				Default: JTDO, PB3
				Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT,
		I/O	5VT	TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX,
PB3	A5			HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX,
				HRTIMER_SCOUT, HRTIMER_EXEV8,
				TRIGSEL_OUT7, EVENTOUT
				Additional: CLAIN1
			_,,	Default: PD2
PD2	B5	I/O	5VT	Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX,
				QSPI_SCK ⁽⁵⁾ , EVENTOUT Default: PC8
				Alternate: TIMER2_CH2, HRTIMER_ST4CH0,
PC8	C5	I/O	5VT	TIMER7_CH2, TIMER19_CH2, CMP6_OUT,
				I2C2_SCL, EXMC_NBL0, EVENTOUT
				Default: PC7
				Alternate: HPDF_DATAIN3, TIMER2_CH1,
PC7	D5	I/O	5VT	HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT,
				I2C3_SDA, HRTIMER_ ST5CH1, EXMC_NE3,
				EVENTOUT
				Default: PE12
PE12	E5	I/O	5VT	Alternate: TIMER0_MCH2, HPDF_DATAIN5, QSPI_IO0 ⁽⁴⁾ , EXMC_D9, EVENTOUT
				Additional: ADC2_IN14, ADC3_IN15
				Default: PE9
D=-			->	Alternate: TIMER4_CH3, TIMER0_CH0,
PE9	F5	I/O	5VT	HPDF_CKOUT, SPI0_IO2, EXMC_D6, EVENTOUT
				Additional: ADC2_IN1, CMP7_IP



			GD32G5	53MxY7TR WLCSP81
Pin Name	Pins	Pin	I/O	Functions description
1 III Haillo	1 1110	Type ⁽¹⁾	Level ⁽²⁾	T different description
PE8	G5	I/O	5VT	Default: PE8 Alternate: TIMER4_CH2, TIMER0_MCH0, HPDF_CKIN2, EXMC_D5, EVENTOUT Additional: ADC23_IN5, CMP3_IM
PE7	H5	I/O		Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, EXMC_D4, EVENTOUT Additional: ADC2_IN3, CMP3_IP
VDDA	J5	Р	-	Default: VDDA
PB5	A6	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3
PB6	В6	1/0	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EXMC_A4, EVENTOUT Additional: CLAIN4
PB4	C6	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2
PA4	D6	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EXMC_A17, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM
PC4	E6	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EXMC_NE0, EVENTOUT Additional: ADC1_IN4
PB0	F6	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EXMC_A1, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP,



GD32G553MxY7TR WLCSP81					
Pin Name Pins	Pin	I/O	Functions description		
1 III Haine	1 1113	Type ⁽¹⁾	Level ⁽²⁾	i unctions description	
				CLAIN8	
PB1	G6	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOUT, EXMC_A2, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9	
VSSA	H6	Р	-	Default: VSSA	
VREFP	J6	Р	-	Default: VREFP	
PB9	A7	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EXMC_A6, EVENTOUT Additional: CLAIN7	
PB8/BOOT0	В7	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6	
PB7	C7	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, EXMC_NL/EXMC_NADV, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS(3)(4)(6), HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5	
PA0	D7	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EXMC_A13, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18	
PA1	E7	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EXMC_A14, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19	



GD32G553MxY7TR WLCSP81						
Din Nama	Pin Name Pins I/O			Functions description		
riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description		
PA5	F7	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EXMC_A18, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM		
PA6	G7	1/0		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDFAUDIO, EXMC_A19, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0		
PC5	H7	I/O		Default: PC5 Alternate: TIMER14_BRKIN0, TIMER0_MCH3, USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9, EXMC_NE1, EVENTOUT Additional: ADC1_IN10, WKUP4		
PB2	J7	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EXMC_A3, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10		
VSS	A8	Р	-	Default: VSS		
PC13	B8	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0		
PC1	C8	I/O		Default: PC1 Alternate: LPTIMER_OUT, TIMER0_CH1, HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ , TRIGSEL_IN9, EXMC_NOE, EVENTOUT Additional: ADC01_IN6, CMP2_IP		
NRST-PG10	D8	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾		
PC0	E8	I/O	5VT	Default: PC0 Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0, HPDF_DATAIN4, TRIGSEL_IN8, EXMC_CLK, EVENTOUT Additional: ADC01_IN5, CMP2_IM		
PC2	F8	I/O	5VT	Default: PC2 Alternate: HPDF_CKOUT, LPTIMER_IN1, TIMER0_CH2, CMP2_OUT, TIMER19_CH1,		



GD32G553MxY7TR WLCSP81					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
				HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2, EXMC_NWE, EVENTOUT Additional: ADC01_IN7, CMP7_IP	
PA2	G8	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDFAUDIO, EXMC_A15, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT	
PA3	Н8	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EXMC_A16, EVENTOUT Additional: ADC0_IN3, CMP1_IP	
PA7	J8	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EXMC_A20, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1	
VDD	A9	Р	-	Default: VDD	
VBAT	В9	Р	-	Default: VBAT	
PC14- OSC32IN	C9	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN	
PC15- OSC32OUT	D9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT	
OSCIN-PF0	E9	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16	
OSCOUT- PF1	F9	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17	
PC3	G9	I/O		Default: PC3 Alternate: LPTIMER_ETI0, TIMER0_CH3, TIMER0_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ , HRTIMER_FLT6, EXMC_NWAIT, EVENTOUT Additional: ADC01_IN8	
VSS	H9	Р	-	Default: VSS	
VDD	J9	Р	-	Default: VDD	

⁽¹⁾ Type: I = input, O = output, P = power.



- (2) I/O Level: 5VT = 5 V tolerant.
- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.



2.6.4. GD32G553MxTx LQFP80 pin definitions

Table 2-6. GD32G553MxTx LQFP80 pin definitions

	GD32G553MxTx LQFP80				
Din Nama	Di	Pin	I/O	Formations description	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description	
VBAT	1	Р	-	Default: VBAT	
				Default: PC13	
				Alternate: TIMER0_BRKIN0, TIMER0_MCH0,	
PC13	2	I/O	5VT	TIMER7_MCH3, EVENTOUT	
				Additional: WKUP1, RTC_TAMP0, RTC_TS,	
				RTC_OUT0	
PC14-				Default: PC14	
OSC32IN	3	I/O	5VT	Alternate: EVENTOUT	
000021				Additional: OSC32IN	
PC15-				Default: PC15	
OSC32OUT	4	I/O	5VT	Alternate: EVENTOUT	
00002001				Additional: OSC32OUT	
				Default: OSCIN, PF0	
OSCIN-PF0	5	I/O	5VT	Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2,	
				EVENTOUT	
				Additional: ADC0_IN9, OSCIN, CLAIN16	
OSCOUT-				Default: OSCOUT, PF1	
PF1	6	I/O	5VT	Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT	
				Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17	
				Default: NRST	
NRST-PG10	7	I/O	5VT	Alternate: CK_OUT, EVENTOUT	
				Additional: PG10 ⁽⁷⁾	
				Default: PC0	
				Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0,	
PC0	8	I/O	5VT	HPDF_DATAIN4, TRIGSEL_IN8, EXMC_CLK,	
				EVENTOUT	
				Additional: ADC01_IN5, CMP2_IM	
				Default: PC1	
DC4	9	I/O		Alternate: LPTIMER_OUT, TIMER0_CH1, HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ ,	
PC1	9	1/0		TRIGSEL_IN9, EXMC_NOE, EVENTOUT	
				Additional: ADC01_IN6, CMP2_IP	
				Default: PC2	
				Alternate: HPDF_CKOUT, LPTIMER_IN1,	
				TIMERO_CH2, CMP2_OUT, TIMER19_CH1,	
PC2	10	I/O	5VT	HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2,	
				EXMC_NWE, EVENTOUT	
				Additional: ADC01_IN7, CMP7_IP	
				Default: PC3	
				Alternate: LPTIMER_ETI0, TIMER0_CH3,	
PC3	11	I/O		TIMERO_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ ,	
				HRTIMER_FLT6, EXMC_NWAIT, EVENTOUT	



	GD32G553MxTx LQFP80					
Pin Name	Pins	Pin	I/O	Functions description		
		Type ⁽¹⁾	Level ⁽²⁾	i unonono uccompilari		
				Additional: ADC01_IN8		
PA0	12	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EXMC_A13, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18		
PA1	13	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EXMC_A14, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19		
PA2	14	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDFAUDIO, EXMC_A15, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT		
VSS	15	Р	-	Default: VSS		
VDD	16	Р	-	Default: VDD		
PA3	17	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EXMC_A16, EVENTOUT Additional: ADC0_IN3, CMP1_IP		
PA4	18	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EXMC_A17, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM		
PA5	19	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EXMC_A18, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM		
PA6	20	1/0		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDFAUDIO, EXMC_A19, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0		
PA7	21	I/O		Default: PA7		



			GD320	G553MxTx LQFP80
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EXMC_A20, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1
PC4	22	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EXMC_NE0, EVENTOUT Additional: ADC1_IN4
PC5	23	I/O		Default: PC5 Alternate: TIMER14_BRKIN0, TIMER0_MCH3, USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9, EXMC_NE1, EVENTOUT Additional: ADC1_IN10, WKUP4
PB0	24	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EXMC_A1, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8
PB1	25	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOUT, EXMC_A2, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9
PB2	26	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EXMC_A3, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10
VSSA	27	Р	-	Default: VSSA
VREFP	28	Р	-	Default: VREFP
VDDA	29	Р	-	Default: VDDA
PE7	30	I/O		Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, EXMC_D4, EVENTOUT Additional: ADC2_IN3, CMP3_IP
PE8	31	I/O	5VT	Default: PE8 Alternate: TIMER4_CH2, TIMER0_MCH0, HPDF_CKIN2, EXMC_D5, EVENTOUT



	GD32G553MxTx LQFP80					
Pin Name	Pins	Pin	I/O	Functions description		
riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description		
				Additional: ADC23_IN5, CMP3_IM		
				Default: PE9		
PE9	32	1/0	5VT	Alternate: TIMER4_CH3, TIMER0_CH0,		
1 20	02	","	0 1	HPDF_CKOUT, SPI0_IO2, EXMC_D6, EVENTOUT		
				Additional: ADC2_IN1, CMP7_IP		
				Default: PE10		
PE10	33	I/O	5VT	Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI0_IO3, QSPI_SCK ⁽⁴⁾ , EXMC_D7, EVENTOUT		
				Additional: ADC2_IN12, ADC3_IN13		
				Default: PE11		
				Alternate: TIMER0_CH1, HPDF_CKIN4, QSPI_CSN ⁽⁴⁾ ,		
PE11	34	I/O	5VT	EXMC_D8, EVENTOUT		
				Additional: ADC2_IN13, ADC3_IN14		
				Default: PE12		
PE12	35	I/O	5VT	Alternate: TIMER0_MCH2, HPDF_DATAIN5,		
1 - 12	33	"	3 7 1	QSPI_IO0 ⁽⁴⁾ , EXMC_D9, EVENTOUT		
				Additional: ADC2_IN14, ADC3_IN15		
				Default: PE13		
PE13	36	I/O	5VT	Alternate: TIMER0_CH2, HPDF_CKIN5, QSPI_IO1 ⁽⁴⁾ ,		
				EXMC_D10, EVENTOUT Additional: ADC2_IN2		
				Default: PE14		
				Alternate: TIMER0_CH3, TIMER0_BRKIN2,		
PE14	37	I/O	5VT	QSPI_IO2 ⁽⁴⁾ , EXMC_D11, EVENTOUT		
				Additional: ADC3_IN0		
				Default: PE15		
PE15	38	I/O	5VT	Alternate: TIMER0_BRKIN0, TIMER0_MCH3,		
1 213	30	1/0	371	USART2_RX, QSPI_IO3 ⁽⁴⁾ , EXMC_D12, EVENTOUT		
				Additional: ADC3_IN1		
				Default: PB10		
				Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ .		
PB10	39	I/O		TIMERO_BRKINO, HRTIMER_FLT2, TRIGSEL_OUT2,		
				EXMC_A7, EVENTOUT		
				Additional: CMP4_IM		
VSS	40	Р	-	Default: VSS		
VDD	41	Р	-	Default: VDD		
				Default: PB11		
				Alternate: TIMER1_CH3, HPDF_DATAIN3,		
PB11	42	I/O		HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ ,		
				HRTIMER_FLT3, EXMC_A8, EVENTOUT		
				Additional: ADC01_IN13, CMP5_IP		
DD46	40			Default: PB12		
PB12	43	I/O		Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS,		
				TIMER0_BRKIN0, USART2_CK, CAN1_RX,		



	GD32G553MxTx LQFP80					
Pin Name	Pins	Pin	I/O	Functions description		
riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description		
				HPDF_DATAIN1, HRTIMER_ST2CH0, EXMC_A9, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM		
PB13	44	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EXMC_A10, EVENTOUT Additional: ADC2_IN4, CMP4_IP		
PB14	45	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EXMC_A11, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP		
PB15	46	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EXMC_A12, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM		
PD8	47	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, EXMC_D13, EVENTOUT Additional: ADC3_IN11, CMP7_IM		
PD9	48	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, EXMC_D14, EVENTOUT Additional: ADC3_IN12, CMP7_IM		
PD10	49	I/O	5VT	Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, EXMC_D15, EVENTOUT Additional: ADC23_IN6, CMP5_IM		
VSS	50	Р	-	Default: VSS		
VDD	51	Р	-	Default: VDD		
PC6	52	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EXMC_NE2, EVENTOUT		
PC7	53	I/O	5VT	Default: PC7 Alternate: HPDF_DATAIN3, TIMER2_CH1, HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT, I2C3_SDA, HRTIMER_ ST5CH1, EXMC_NE3, EVENTOUT		
PC8	54	I/O	5VT	Default: PC8		



	GD32G553MxTx LQFP80					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
				Alternate: TIMER2_CH2, HRTIMER_ST4CH0, TIMER7_CH2, TIMER19_CH2, CMP6_OUT, I2C2_SCL, EXMC_NBL0, EVENTOUT		
PC9	55	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3, HRTIMER_ST4CH1, TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA, EXMC_NBL1, EVENTOUT		
PA8	56	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EXMC_A21, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11		
PA9	57	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EXMC_A22, EVENTOUT Additional: ADC3_IN17, CLAIN12		
PA10	58	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EXMC_A23, EVENTOUT Additional: CLAIN13, LVD_IN		
PA11	59	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EXMC_A24, EVENTOUT Additional: CLAIN14		
PA12	60	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EXMC_A25, EVENTOUT Additional: CLAIN15		
VSS	61	Р	-	Default: VSS		
VDD	62	Р	-	Default: VDD		
PA13	63	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, CMP7_OUT, TIMER3_CH2, TRIGSEL_IN10, EXMC_A5, EVENTOUT		



	GD32G553MxTx LQFP80					
Pin Name	Pins	Pin	I/O	Functions description		
1 III Name	1 1113	Type ⁽¹⁾	Level ⁽²⁾	i unctions description		
PA14	64	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, CMP7_OUT, TRIGSEL_IN11, EVENTOUT		
PA15	65	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0		
PC10	66	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EXMC_D0, EVENTOUT		
PC11	67	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EXMC_D1,EVENTOUT		
PC12	68	I/O	5VT	Default: PC12 Alternate: TIMER4_CH1, HRTIMER_EXEV0, TIMER7_MCH2, UART4_TX, SPI2_MOSI, USART2_CK, EXMC_A0, EVENTOUT		
PD0	69	I/O	5VT	Default: PD0 Alternate: HPDF_CKIN6, TIMER7_MCH3, CAN0_RX, EXMC_D2, TRIGSEL_IN3, EVENTOUT		
PD1	70	I/O	5VT	Default: PD1 Alternate: HPDF_DATAIN6, TIMER7_CH3, TIMER7_BRKIN2, CAN0_TX, EXMC_D3, TRIGSEL_IN6, QSPI_DQS ⁽⁵⁾ , EVENTOUT		
PD2	71	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX, QSPI_SCK ⁽⁵⁾ , EVENTOUT		
PB3	72	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOUT, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1		
PB4	73	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT		



	GD32G553MxTx LQFP80						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description			
				Additional: CLAIN2			
PB5	74	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3			
PB6	75	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EXMC_A4, EVENTOUT Additional: CLAIN4			
PB7	76	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, EXMC_NL/EXMC_NADV, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS(3)(4)(6), HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5			
PB8/BOOT0	77	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6			
PB9	78	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EXMC_A6, EVENTOUT Additional: CLAIN7			
VSS	79	Р	-	Default: VSS			
VDD	80	Р	-	Default: VDD			

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.



- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.



2.6.5. GD32G553RxTx LQFP64 pin definitions

Table 2-7. GD32G553RxTx LQFP64 pin definitions

GD32G553RxTx LQFP64					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
VBAT	1	Р	-	Default: VBAT	
PC13	2	I/O	5VT	Default: PC13 Alternate: TIMER0_BRKIN0, TIMER0_MCH0, TIMER7_MCH3, EVENTOUT Additional: WKUP1, RTC_TAMP0, RTC_TS, RTC_OUT0	
PC14- OSC32IN	3	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN	
PC15- OSC32OUT	4	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT	
OSCIN-PF0	5	I/O	5VT	Default: OSCIN, PF0 Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2, EVENTOUT Additional: ADC0_IN9, OSCIN, CLAIN16	
OSCOUT- PF1	6	I/O	5VT	Default: OSCOUT, PF1 Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17	
NRST-PG10	7	I/O	5VT	Default: NRST Alternate: CK_OUT, EVENTOUT Additional: PG10 ⁽⁷⁾	
PC0	8	I/O	5VT	Default: PC0 Alternate: LPTIMER_IN0, TIMER0_CH0, HPDF_CKIN0, HPDF_DATAIN4, TRIGSEL_IN8, EVENTOUT Additional: ADC01_IN5, CMP2_IM	
PC1	9	I/O		Default: PC1 Alternate: LPTIMER_OUT, TIMER0_CH1, HPDF_CKIN4, HPDF_DATAIN0, QSPI_IO0 ⁽⁶⁾ , TRIGSEL_IN9, EVENTOUT Additional: ADC01_IN6, CMP2_IP	
PC2	10	I/O	5VT	Default: PC2 Alternate: HPDF_CKOUT, LPTIMER_IN1, TIMER0_CH2, CMP2_OUT, TIMER19_CH1, HPDF_CKIN1, QSPI_IO1 ⁽⁶⁾ , TRIGSEL_IN2, EVENTOUT Additional: ADC01_IN7	
PC3	11	I/O		Default: PC3 Alternate: LPTIMER_ETI0, TIMER0_CH3, TIMER0_BRKIN2, HPDF_DATAIN1, QSPI_IO2 ⁽⁶⁾ , HRTIMER_FLT6, EVENTOUT Additional: ADC01_IN8	



GD32G553RxTx LQFP64						
Pin Name	Pins	Pin	1/0	Functions description		
		Type ⁽¹⁾	Level ⁽²⁾			
PA0	12	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0, TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0, TIMER1_ETI, EVENTOUT Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM, CMP2_IP, WKUP0, CLAIN18		
PA1	13	I/O		Default: PA1 Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE, TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1, EVENTOUT Additional: ADC01_IN1, CMP0_IP, CLAIN19		
PA2	14	I/O	5VT	Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT, USART1_TX, CMP1_OUT, TIMER14_CH0, QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7, CK_HPDFAUDIO, EVENTOUT Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT		
VSS	15	Р	-	Default: VSS		
VDD	16	Р	-	Default: VDD		
PA3	17	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EVENTOUT Additional: ADC0_IN3, CMP1_IP		
PA4	18	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM		
PA5	19	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM		
PA6	20	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDFAUDIO, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0		
PA7	21	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EVENTOUT		



GD32G553RxTx LQFP64						
Pin Name	Pins	Pin	I/O	Functions description		
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description		
				Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1		
PC4	22	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EVENTOUT Additional: ADC1_IN4		
PC5	23	I/O		Default: PC5 Alternate: TIMER14_BRKIN0, TIMER0_MCH3, USART0_RX, HPDF_DATAIN2, HRTIMER_EXEV9, EVENTOUT Additional: ADC1_IN10, WKUP4		
PB0	24	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8		
PB1	25	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOUT, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9		
PB2	26	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10		
VSSA	27	Р	-	Default: VSSA		
VREFP	28	Р	-	Default: VREFP		
VDDA	29	Р	-	Default: VDDA		
PB10	30	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EVENTOUT Additional: CMP4_IM		
VSS	31	Р	-	Default: VSS		
VDD	32	Р	-	Default: VDD		
PB11	33	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EVENTOUT		



	GD32G553RxTx LQFP64						
Pin Name	Pins	Pin	I/O	Functions description			
riii Naiile	Filis	Type ⁽¹⁾	Level ⁽²⁾	runctions description			
				Additional: ADC01_IN13, CMP5_IP			
				Default: PB12			
PB12	34	I/O		Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX,			
PBIZ	34	1/0		HPDF_DATAIN1, HRTIMER_ST2CH0, EVENTOUT			
				Additional: ADC3_IN2, ADC0_IN10, CMP6_IM			
				Default: PB13			
				Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS,			
PB13	35	I/O		CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1,			
				EVENTOUT			
				Additional: ADC2_IN4, CMP4_IP			
				Default: PB14			
				Alternate: TIMER14_CH0, SPI1_MISO, TIMER0 MCH1, USART2 RTS, USART2 DE,			
PB14	36	I/O		CMP3 OUT, HPDF DATAIN2, HRTIMER ST3CH0,			
				TRIGSEL OUT1, EVENTOUT			
				Additional: ADC3_IN3, ADC0_IN4, CMP6_IP			
				Default: PB15			
		I/O		Alternate: RTC_REFIN, TIMER14_CH1,			
PB15	37			TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2,			
1 1 1 1 1	31			SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1,			
				TRIGSEL_OUT5, EVENTOUT			
				Additional: ADC3_IN4, ADC1_IN14, CMP5_IM			
			5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1,			
PC6	38	I/O		CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9,			
1 00		1/0		TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0,			
				EVENTOUT			
				Default: PC7			
PC7	39	I/O	5\/T	Alternate: HPDF_DATAIN3, TIMER2_CH1,			
101				HRTIMER_FLT4, TIMER7_CH1, CMP4_OUT,			
				I2C3_SDA, HRTIMER_ ST5CH1, EVENTOUT			
				Default: PC8			
PC8	40	I/O	5VT	Alternate: TIMER2_CH2, HRTIMER_ST4CH0, TIMER7_CH2, TIMER19_CH2, CMP6_OUT,			
				I2C2_SCL, EVENTOUT			
				Default: PC9			
505			-: <i>-</i> -	Alternate: TIMER2_CH3, HRTIMER_ST4CH1,			
PC9	41	I/O	5VT	TIMER7_CH3, TIMER7_BRKIN2, I2C2_SDA,			
				EVENTOUT			
				Default: PA8			
				Alternate: CK_OUT, I2C2_SCL, I2C1_SDA,			
PA8	42	I/O	5VT	TIMERO_CHO, USARTO_CK, CMP6_OUT,			
				TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EVENTOUT			
				Additional: ADC3_IN16, NMI, CLAIN11			
				AUGILIONAL ADGS_INTO, NIVII, CLAINTT			



	GD32G553RxTx LQFP64						
Pin Name	Pins	Pin	I/O	Functions description			
riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
PA9	43	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EVENTOUT Additional: ADC3_IN17, CLAIN12			
PA10	44	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN13, LVD_IN			
PA11	45	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EVENTOUT Additional: CLAIN14			
PA12	46	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN15			
VSS	47	Р	-	Default: VSS			
VDD	48	Р	-	Default: VDD			
PA13	49	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, TIMER3_CH2, TRIGSEL_IN10, EVENTOUT			
PA14	50	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, TRIGSEL_IN11, EVENTOUT			
PA15	51	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0			
PC10	52	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5,			



GD32G553RxTx LQFP64						
Pin Name	Pins	Pin	I/O	Functions description		
riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description		
				EVENTOUT		
				Default: PC11		
PC11	53	1/0	5VT	Alternate: HPDF_DATAIN5, HRTIMER_EXEV1,		
1011	33	1/0	3 7 1	TIMER7_MCH1, UART3_RX, SPI2_MISO,		
				USART2_RX, I2C2_SDA, EVENTOUT		
				Default: PC12		
PC12	54	I/O	5VT	Alternate: TIMER4_CH1, HRTIMER_EXEV0,		
				TIMER7_MCH2, UART4_TX, SPI2_MOSI,		
				USART2_CK, EVENTOUT		
			_,,	Default: PD2		
PD2	55	I/O	5VT	Alternate: TIMER2_ETI, TIMER7_BRKIN0, UART4_RX,		
				QSPI_SCK ⁽⁵⁾ , EVENTOUT		
				Default: JTDO, PB3		
				Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT,		
DD2	EG	1/0	EV/T	TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX,		
PB3	56	I/O		HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOUT, HRTIMER_EXEV8,		
				TRIGSEL_OUT7, EVENTOUT		
				Additional: CLAIN1		
				Default: NJTRST, PB4		
	57	I/O	5VT	Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT,		
				TIMER7_MCH1, SPI0_MISO, SPI2_MISO,		
PB4				USART1_RX, UART4_RTS, UART4_DE,		
				TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6,		
				TRIGSEL_OUT6, EVENTOUT		
				Additional: CLAIN2		
				Default: PB5		
		1/0	5VT	Alternate: HPDF_CKIN0, TIMER15_BRKIN0,		
				TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA,		
PB5	58			SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA,		
				CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT,		
				HRTIMER_EXEV5, UART4_CTS, EVENTOUT		
				Additional: CLAIN3		
				Default: PB6		
				Alternate: HPDF_DATAIN5, TIMER15_MCH0,		
				TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI,		
PB6	59	I/O	5VT	USARTO_TX, CMP3_OUT, CAN1_TX,		
				TIMER7_BRKIN2, LPTIMER_ETIO, HRTIMER_SCIN,		
				HRTIMER_EXEV3, EVENTOUT		
				Additional: CLAIN4		
				Default: PB7		
				Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA,		
PB7	60	I/O	5VT	TIMER7_BRKINO, USART0_RX, CMP2_OUT,		
				TIMER2_CH3, LPTIMER_IN1, HRTIMER_EXEV2,		
				UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1,		



	GD32G553RxTx LQFP64							
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
				EVENTOUT Additional: CLAIN5				
PB8/BOOT0	61	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6				
PB9	62	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EVENTOUT Additional: CLAIN7				
VSS	63	Р	-	Default: VSS				
VDD	64	Р	-	Default: VDD				

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.



2.6.6. GD32G553CxTx LQFP48 pin definitions

Table 2-8. GD32G553CxTx LQFP48 pin definitions

	GD32G553CxTx LQFP48					
Pin Name	Pins	Pin	1/0	Functions description		
		Type ⁽¹⁾	Level ⁽²⁾			
VBAT	1	Р	-	Default: VBAT		
				Default: PC13		
				Alternate: TIMER0_BRKIN0, TIMER0_MCH0,		
PC13	2	I/O	5VT	TIMER7_MCH3, EVENTOUT		
				Additional: WKUP1, RTC_TAMP0, RTC_TS,		
				RTC_OUT0 Default: PC14		
PC14-	3	I/O	5VT	Alternate: EVENTOUT		
OSC32IN	3	1/0	371	Additional: OSC32IN		
				Default: PC15		
PC15-	4	I/O	5VT	Alternate: EVENTOUT		
OSC32OUT	7	1/0	3 7 1	Additional: OSC32OUT		
				Default: OSCIN, PF0		
				Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2,		
OSCIN-PF0	5	I/O	5VT	EVENTOUT		
				Additional: ADC0_IN9, OSCIN, CLAIN16		
0000117				Default: OSCOUT, PF1		
OSCOUT-	6	I/O	5VT	Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT		
PF1				Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17		
		I/O	5VT	Default: NRST		
NRST-PG10	7			Alternate: CK_OUT, EVENTOUT		
				Additional: PG10 ⁽⁷⁾		
				Default: PA0		
				Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX,		
				USART1_CTS, CMP0_OUT, TIMER7_BRKIN0,		
PA0	8	I/O		TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0,		
				TIMER1_ETI, EVENTOUT		
				Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM,		
				CMP2_IP, WKUP0, CLAIN18		
				Default: PA1		
				Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1, UART3_RX, USART1_RTS, USART1_DE,		
PA1	9	I/O		TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1,		
				EVENTOUT		
				Additional: ADC01_IN1, CMP0_IP, CLAIN19		
				Default: PA2		
				Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT,		
				USART1_TX, CMP1_OUT, TIMER14_CH0,		
PA2	10	I/O	5VT	QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7,		
				CK_HPDFAUDIO, EVENTOUT		
				Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT		



GD32G553CxTx LQFP48					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
PA3	11	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EVENTOUT Additional: ADC0_IN3, CMP1_IP	
PA4	12	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM	
PA5	13	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM	
PA6	14	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDFAUDIO, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0	
PA7	15	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1	
PB0	16	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8	
PB1	17	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOUT, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9	
PB2	18	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1, HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10	
VSSA	19	Р	-	Default: VSSA	



	GD32G553CxTx LQFP48				
Pin Name	Pins	Pin	I/O	Functions description	
riii Naiile	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description	
VREFP	20	Р	-	Default: VREFP	
VDDA	21	Р	-	Default: VDDA	
PB10	22	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EVENTOUT Additional: CMP4_IM	
VSS	23	Р	-	Default: VSS	
VDD	24	Р	-	Default: VDD	
PB11	25	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EVENTOUT Additional: ADC01_IN13, CMP5_IP	
PB12	26	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM	
PB13	27	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EVENTOUT Additional: ADC2_IN4, CMP4_IP	
PB14	28	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP	
PB15	29	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM	
PA8	30	I/O	5VT	Default: PA8 Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11	
PA9	31	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1,	



	GD32G553CxTx LQFP48					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
				USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EVENTOUT Additional: ADC3_IN17, CLAIN12		
PA10	32	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN13, LVD_IN		
PA11	33	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EVENTOUT Additional: CLAIN14		
PA12	34	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN15		
VSS	35	Р	-	Default: VSS		
VDD	36	Р	-	Default: VDD		
PA13	37	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, TIMER3_CH2, TRIGSEL_IN10, EVENTOUT		
PA14	38	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, TRIGSEL_IN11, EVENTOUT		
PA15	39	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0		
PB3	40	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOUT, HRTIMER_EXEV8,		



	GD32G553CxTx LQFP48					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
				TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1		
PB4	41	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2		
PB5	42	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3		
PB6	43	1/0	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EVENTOUT Additional: CLAIN4		
PB7	44	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS ⁽³⁾⁽⁴⁾⁽⁶⁾ , HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5		
PB8/BOOT0	45	I/O	5VT	Default: BOOT0, PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX, CMP0_OUT, CAN0_RX, TIMER7_CH1, TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT Additional: CLAIN6		
PB9	46	I/O	5VT	Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, IFRP_OUT, USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2, TIMER0_MCH2, HRTIMER_EXEV4, EVENTOUT Additional: CLAIN7		
VSS	47	Р	-	Default: VSS		



GD32G553CxTx LQFP48						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
VDD	48	Р	-	Default: VDD		

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.



2.6.7. GD32G553CxUx QFN48 pin definitions

Table 2-9. GD32G553CxUx QFN48 pin definitions

Table 2-9. GL	GD32G553CxUx QFN48					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
VBAT	1	P	-	Default: VBAT		
				Default: PC13		
				Alternate: TIMER0_BRKIN0, TIMER0_MCH0,		
PC13	2	I/O	5VT	TIMER7_MCH3, EVENTOUT		
				Additional: WKUP1, RTC_TAMP0, RTC_TS,		
				RTC_OUT0		
PC14-				Default: PC14		
OSC32IN	3	I/O	5VT	Alternate: EVENTOUT		
00032111				Additional: OSC32IN		
PC15-				Default: PC15		
OSC32OUT	4	I/O	5VT	Alternate: EVENTOUT		
00002001				Additional: OSC32OUT		
				Default: OSCIN, PF0		
OSCIN-PF0	5	I/O	5VT	Alternate: I2C1_SDA, SPI1_NSS, TIMER0_MCH2,		
		., O	3 7 1	EVENTOUT		
				Additional: ADC0_IN9, OSCIN, CLAIN16		
OSCOUT-				Default: OSCOUT, PF1		
PF1	6	I/O	5VT	Alternate: TIMER19_BRKIN1, SPI1_SCK, EVENTOUT		
				Additional: ADC1_IN9, CMP2_IM, OSCOUT, CLAIN17		
NIDOT DO40	-	I/O	5VT	Default: NRST		
NRST-PG10	7			Alternate: CK_OUT, EVENTOUT		
				Additional: PG10 ⁽⁷⁾		
		I/O		Default: PA0		
				Alternate: TIMER1_CH0, TIMER4_CH0, UART3_TX, USART1_CTS, CMP0_OUT, TIMER7_BRKIN0,		
PA0	8			TIMER7_ETI, HRTIMER_ST6CH0, TRIGSEL_IN0,		
FAU	0			TIMER1_ETI, FIRTIMER_STOCTIO, TRIGSEL_INO,		
				Additional: ADC01_IN0, RTC_TAMP1, CMP0_IM,		
				CMP2 IP, WKUP0, CLAIN18		
				Default: PA1		
				Alternate: RTC_REFIN, TIMER1_CH1, TIMER4_CH1,		
				UART3_RX, USART1_RTS, USART1_DE,		
PA1	9	I/O		TIMER14_MCH0, HRTIMER_ST6CH1, TRIGSEL_IN1,		
				EVENTOUT		
				Additional: ADC01_IN1, CMP0_IP, CLAIN19		
				Default: PA2		
				Alternate: TIMER1_CH2, TIMER4_CH2, CLA0OUT,		
DAG	40	1/0	E\	USART1_TX, CMP1_OUT, TIMER14_CH0,		
PA2	10	I/O	5VT	QSPI_CSN ⁽³⁾⁽⁶⁾ , HRTIMER_ST7CH0, TRIGSEL_IN7,		
				CK_HPDFAUDIO, EVENTOUT		
				Additional: ADC0_IN2, CMP1_IM, WKUP3, LSCK_OUT		



	GD32G553CxUx QFN48					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
PA3	11	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, USART1_RX, TIMER14_CH1, QSPI_SCK ⁽³⁾ , HRTIMER_ST7CH1, TRIGSEL_IN4, EVENTOUT Additional: ADC0_IN3, CMP1_IP		
PA4	12	I/O		Default: PA4 Alternate: TIMER2_CH1, SPI0_NSS, SPI2_NSS, USART1_CK, HRTIMER_ST2CH0, EVENTOUT Additional: ADC1_IN15, DAC0_OUT0, CMP0_IM		
PA5	13	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_SCK, USART2_TX, HRTIMER_ST2CH1, EVENTOUT Additional: ADC1_IN12, DAC0_OUT1, CMP1_IM		
PA6	14	I/O		Default: PA6 Alternate: TIMER15_CH0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, USART2_RX, TIMER0_BRKIN0, CMP0_OUT, QSPI_IO3 ⁽³⁾ , HRTIMER_ST3CH0, CK_HPDFAUDIO, EVENTOUT Additional: ADC1_IN2, DAC1_OUT0		
PA7	15	I/O		Default: PA7 Alternate: TIMER16_CH0, TIMER2_CH1, CLA1OUT, TIMER7_MCH0, SPI0_MOSI, TIMER0_MCH0, CMP1_OUT, QSPI_IO2 ⁽³⁾ , HRTIMER_ST3CH1, TRIGSEL_IN5, UART4_TX, EVENTOUT Additional: ADC1_IN3, CMP1_IP, DAC1_OUT1		
PC4	16	I/O	5VT	Default: PC4 Alternate: TIMER0_ETI, I2C1_SCL, USART0_TX, HPDF_CKIN2, QSPI_IO3 ⁽³⁾ , HRTIMER_FLT7, EVENTOUT Additional: ADC1_IN4		
PB0	17	I/O		Default: PB0 Alternate: TIMER2_CH2, CLA1OUT, TIMER7_MCH1, HPDF_CKOUT, TIMER0_MCH1, HRTIMER_ST4CH0, QSPI_IO1 ⁽³⁾ , TRIGSEL_OUT3, HRTIMER_FLT4, EVENTOUT Additional: ADC2_IN11, ADC0_IN12, CMP3_IP, CLAIN8		
PB1	18	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER7_MCH2, HPDF_DATAIN1, TIMER0_MCH2, TIMER19_MCH0, CMP3_OUT, HRTIMER_ST4CH1, QSPI_IO0 ⁽³⁾ , TRIGSEL_OUT4, HRTIMER_SCOUT, EVENTOUT Additional: ADC2_IN0, ADC0_IN11, CMP0_IP, CLAIN9		
PB2	19	I/O		Default: PB2 Alternate: RTC_OUT1, LPTIMER_OUT, TIMER4_CH0, TIMER19_CH0, I2C2_SMBA, HPDF_CKIN1,		



GD32G553CxUx QFN48						
Pin Name	Pins	Pin	I/O	Functions description		
1 III Italiio	1 1110	Type ⁽¹⁾	Level ⁽²⁾	r dilotions description		
				HRTIMER_ST5CH0, QSPI_IO1 ⁽³⁾ , HRTIMER_SCIN, EVENTOUT Additional: ADC1_IN11, CMP3_IM, CLAIN10		
VREFP	20	Р		Default: VREFP		
			-			
VDDA	21	Р	-	Default: VDDA		
PB10	22	I/O		Default: PB10 Alternate: TIMER1_CH2, HPDF_DATAIN0, HPDF_DATAIN7, USART2_TX, QSPI_SCK ⁽⁴⁾ , TIMER0_BRKIN0, HRTIMER_FLT2, TRIGSEL_OUT2, EVENTOUT Additional: CMP4_IM		
VDD	23	Р	-	Default: VDD		
PB11	24	I/O		Default: PB11 Alternate: TIMER1_CH3, HPDF_DATAIN3, HPDF_CKIN7, USART2_RX, QSPI_CSN ⁽⁴⁾ , HRTIMER_FLT3, EVENTOUT Additional: ADC01_IN13, CMP5_IP		
PB12	25	I/O		Default: PB12 Alternate: TIMER4_ETI, I2C1_SMBA, SPI1_NSS, TIMER0_BRKIN0, USART2_CK, CAN1_RX, HPDF_DATAIN1, HRTIMER_ST2CH0, EVENTOUT Additional: ADC3_IN2, ADC0_IN10, CMP6_IM		
PB13	26	I/O		Default: PB13 Alternate: SPI1_SCK, TIMER0_MCH0, USART2_CTS, CAN1_TX, HPDF_CKIN1, HRTIMER_ST2CH1, EVENTOUT Additional: ADC2_IN4, CMP4_IP		
PB14	27	I/O		Default: PB14 Alternate: TIMER14_CH0, SPI1_MISO, TIMER0_MCH1, USART2_RTS, USART2_DE, CMP3_OUT, HPDF_DATAIN2, HRTIMER_ST3CH0, TRIGSEL_OUT1, EVENTOUT Additional: ADC3_IN3, ADC0_IN4, CMP6_IP		
PB15	28	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER14_CH1, TIMER14_MCH0, CMP2_OUT, TIMER0_MCH2, SPI1_MOSI, HPDF_CKIN2, HRTIMER_ST3CH1, TRIGSEL_OUT5, EVENTOUT Additional: ADC3_IN4, ADC1_IN14, CMP5_IM		
PC6	29	I/O	5VT	Default: PC6 Alternate: HPDF_CKIN3, TIMER0_BRKIN1, CMP5_OUT, TIMER2_CH0, HRTIMER_EXEV9, TIMER7_CH0, I2C3_SCL, HRTIMER_ST5CH0, EVENTOUT		
PA8	30	I/O	5VT	Default: PA8		



	GD32G553CxUx QFN48					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
				Alternate: CK_OUT, I2C2_SCL, I2C1_SDA, TIMER0_CH0, USART0_CK, CMP6_OUT, TIMER3_ETI, CAN2_RX, SPI1_NSS, HRTIMER_ST0CH0, UART4_RX, EVENTOUT Additional: ADC3_IN16, NMI, CLAIN11		
PA9	31	I/O	5VT	Default: PA9 Alternate: I2C2_SMBA, I2C1_SCL, TIMER0_CH1, USART0_TX, CMP4_OUT, TIMER14_BRKIN0, TIMER1_CH2, SPI1_SCK, HRTIMER_ST0CH1, TRIGSEL_IN13, EVENTOUT Additional: ADC3_IN17, CLAIN12		
PA10	32	I/O	5VT	Default: PA10 Alternate: TIMER16_BRKIN0, CLA2OUT, I2C1_SMBA, SPI1_MISO, TIMER0_CH2, USART0_RX, CMP5_OUT, TIMER1_CH3, TIMER7_BRKIN0, HRTIMER_ST1CH0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN13, LVD_IN		
PA11	33	I/O	5VT	Default: PA11 Alternate: CLA3OUT, SPI1_MOSI, TIMER0_MCH0, USART0_CTS, CMP0_OUT, CAN0_RX, TIMER3_CH0, TIMER0_CH3, TIMER0_BRKIN2, HRTIMER_ST1CH1, TRIGSEL_IN13, EVENTOUT Additional: CLAIN14		
PA12	34	I/O	5VT	Default: PA12 Alternate: TIMER15_CH0, TIMER0_MCH1, USART0_RTS, USART0_DE, CMP1_OUT, CAN0_TX, TIMER3_CH1, TIMER0_ETI, HRTIMER_FLT0, TRIGSEL_IN12, EVENTOUT Additional: CLAIN15		
VDD	35	Р	-	Default: VDD		
PA13	36	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: TIMER15_MCH0, TIMER0_BRKIN1, I2C3_SCL, I2C0_SCL, IFRP_OUT, TIMER7_BRKIN1, USART2_CTS, TIMER3_CH2, TRIGSEL_IN10, EVENTOUT		
PA14	37	I/O	5VT	Default: JTCK, SWCLK, PA14 Alternate: LPTIMER_OUT, I2C3_SMBA, I2C0_SDA, TIMER7_CH1, TIMER0_BRKIN0, USART1_TX, TRIGSEL_IN11, EVENTOUT		
PA15	38	I/O	5VT	Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER7_CH0, CLA3OUT, I2C0_SCL, SPI0_NSS, SPI2_NSS, USART1_RX, UART3_RTS, UART3_DE, TIMER0_BRKIN0, CAN2_TX, TRIGSEL_OUT0, HRTIMER_FLT1, TIMER1_ETI, EVENTOUT Additional: CLAIN0		



	GD32G553CxUx QFN48					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
PC10	39	I/O	5VT	Default: PC10 Alternate: HPDF_CKIN5, TIMER7_MCH0, UART3_TX, SPI2_SCK, USART2_TX, HRTIMER_FLT5, EVENTOUT		
PC11	40	I/O	5VT	Default: PC11 Alternate: HPDF_DATAIN5, HRTIMER_EXEV1, TIMER7_MCH1, UART3_RX, SPI2_MISO, USART2_RX, I2C2_SDA, EVENTOUT		
PB3	41	I/O	5VT	Default: JTDO, PB3 Alternate: TIMER1_CH1, TIMER3_ETI, CLA0OUT, TIMER7_MCH0, SPI0_SCK, SPI2_SCK, USART1_TX, HRTIMER_ST5CH1, TIMER2_ETI, CAN2_RX, HRTIMER_SCOUT, HRTIMER_EXEV8, TRIGSEL_OUT7, EVENTOUT Additional: CLAIN1		
PB4	42	I/O	5VT	Default: NJTRST, PB4 Alternate: TIMER15_CH0, TIMER2_CH0, CLA1OUT, TIMER7_MCH1, SPI0_MISO, SPI2_MISO, USART1_RX, UART4_RTS, UART4_DE, TIMER16_BRKIN0, CAN2_TX, HRTIMER_EXEV6, TRIGSEL_OUT6, EVENTOUT Additional: CLAIN2		
PB5	43	I/O	5VT	Default: PB5 Alternate: HPDF_CKIN0, TIMER15_BRKIN0, TIMER2_CH1, TIMER7_MCH2, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, USART1_CK, I2C2_SDA, CAN1_RX, TIMER16_CH0, LPTIMER_IN0, CLA2OUT, HRTIMER_EXEV5, UART4_CTS, EVENTOUT Additional: CLAIN3		
PB6	44	I/O	5VT	Default: PB6 Alternate: HPDF_DATAIN5, TIMER15_MCH0, TIMER3_CH0, I2C0_SCL, TIMER7_CH0, TIMER7_ETI, USART0_TX, CMP3_OUT, CAN1_TX, TIMER7_BRKIN2, LPTIMER_ETI0, HRTIMER_SCIN, HRTIMER_EXEV3, EVENTOUT Additional: CLAIN4		
PB7	45	I/O	5VT	Default: PB7 Alternate: HPDF_CKIN5, TIMER16_MCH0, TIMER3_CH1, I2C3_SDA, I2C0_SDA, TIMER7_BRKIN0, USART0_RX, CMP2_OUT, TIMER2_CH3, LPTIMER_IN1, HRTIMER_EXEV2, UART3_CTS, QSPI_DQS(3)(4)(6), HRTIMER_ST5CH1, EVENTOUT Additional: CLAIN5		
PB8/BOOT0	46	I/O	5VT	Default: BOOT0, PB8		



	GD32G553CxUx QFN48						
Pin Name	Pins	Pin	1/0	Functions description			
		Type ⁽¹⁾	Level ⁽²⁾	·			
				Alternate: TIMER15_CH0, TIMER3_CH2,			
				HPDF_CKIN7, I2C0_SCL, CLA3OUT, USART2_RX,			
				CMP0_OUT, CAN0_RX, TIMER7_CH1,			
				TIMER0_BRKIN0, HRTIMER_EXEV7, EVENTOUT			
				Additional: CLAIN6			
				Default: PB9			
				Alternate: TIMER16_CH0, TIMER3_CH3,			
DDO	47	I/O	5) /T	HPDF_DATAIN7, I2C0_SDA, IFRP_OUT,			
PD9	PB9 47 I/0	1/0	5VT	USART2_TX, CMP1_OUT, CAN0_TX, TIMER7_CH2,			
			TIMER0_MCH2, HRTIMER_EXEV4, EVENTOUT				
				Additional: CLAIN7			
VDD	48	Р	-	Default: VDD			

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (4) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.



2.6.8. GD32G553xx pin alternate functions

Table 2-10. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0		TIMER1_C H0	TIMER4_CH0				UART3_TX	USART1_CTS	CMP0_OUT	TIMER7_B RKIN0	TIMER7_ ETI	EXMC_A 13 ⁽¹⁾	HRTIMER_ ST6CH0	TRIGSEL_I N0	TIMER1_ ETI	EVENT OUT
PA1	RTC_RE FIN	TIMEDA C	TIMER4_CH1				UART3_RX	USART1_RTS/ USART1_DE		TIMER14_ MCH0		EXMC_A 14 ⁽¹⁾	HRTIMER_ ST6CH1	TRIGSEL_I N1		EVENT OUT
PA2		TIMER1_C H2	TIMER4_CH2	CLA0OU T				USART1_TX	CMP1_OUT	TIMER14_ CH0	QSPI_CS N ⁽⁵⁾⁽⁸⁾	EXMC_A 15 ⁽¹⁾	HRTIMER_ ST7CH0	TRIGSEL_I N7	CK_HPD FAUDIO	EVENT OUT
PA3		TIMER1_C H3	TIMER4_CH3					USART1_RX		TIMER14_ CH1	QSPI_SC K ⁽⁵⁾	EXMC_A 16 ⁽¹⁾	HRTIMER_ ST7CH1	TRIGSEL_I N4		EVENT OUT
PA4			TIMER2_CH1			SPI0_NSS	SPI2_NSS	USART1_CK				EXMC_A 17 ⁽¹⁾	HRTIMER_ ST2CH0			EVENT OUT
PA5		TIMER1_C H0	TIMER1_ETI			SPI0_SCK		USART2_TX				EXMC_A 18 ⁽¹⁾	HRTIMER_ ST2CH1			EVENT OUT
PA6		TIMER15_ CH0	TIMER2_CH0		TIMER7_B RKIN0	SPI0_MISO	TIMER0_BR KIN0	USART2_RX	CMP0_OUT		QSPI_IO 3 ⁽⁵⁾	EXMC_A 19 ⁽¹⁾	HRTIMER_ ST3CH0		CK_HPD FAUDIO	
PA7		TIMER16_ CH0	TIMER2_CH1	CLA1OU T	TIMER7_M CH0	SPI0_MOSI	TIMER0_MC H0		CMP1_OUT		QSPI_IO 2 ⁽⁵⁾	EXMC_A 20 ⁽¹⁾	HRTIMER_ ST3CH1	TRIGSEL_I N5	UART4_T X	EVENT OUT
PA8	CK_OUT		I2C2_SCL		I2C1_SDA		TIMER0_CH0	USART0_CK	CMP6_OUT	EXMC_A21	TIMER3_ ETI	CAN2_R X	SPI1_NSS	HRTIMER_ ST0CH0	UART4_ RX	EVENT OUT
PA9			I2C2_SMBA		I2C1_SCL		TIMER0_CH1	USART0_TX	CMP4_OUT	TIMER14_ BRKIN0	TIMER1_ CH2	EXMC_A 22 ⁽¹⁾	SPI1_SCK	HRTIMER_ ST0CH1	_IN13	EVENT OUT
PA10		TIMER16_ BRKIN0		CLA2OU T	А		TIMER0_CH2	USART0_RX	CMP5_OUT	EXMC_A23	CH3	TIMER7_ BRKIN0		HRTIMER_ ST1CH0	_IN12	EVENT OUT
PA11				Т	(1)	SPI1_MOSI	TIMER0_MC H0	USARTO_CTS	CMP0_OUT	CAN0_RX	TIMER3_ CH0	TIMER0_ CH3	TIMER0_B RKIN2	HRTIMER_ ST1CH1	_IN13	EVENT OUT
PA12		TIMER15_ CH0			EXMC_A25		TIMER0_MC H1	USARTO_RTS/ USARTO_DE	CMP1_OUT	CAN0_TX	TIMER3_ CH1	TIMER0_ ETI		HRTIMER_ FLT0		EVENT OUT
PA13	JTMS/S WDIO	TIMER15_ MCH0	TIMER0_BR KIN1	I2C3_SC L	I2C0_SCL	IFRP_OUT	TIMER7_BR KIN1	USART2_CTS	CMP7_OUT	EXMC_A5 ⁽¹	TIMER3_ CH2			TRIGSEL_I N10		EVENT OUT
PA14	JTCK/S WCLK	LPTIMER_ OUT		I2C3_SM BA	I2C0_SDA	TIMER7_C H1	TIMER0_BR KIN0	USART1_TX	CMP7_OUT					TRIGSEL_I N11		EVENT OUT
PA15	JTDI	TIMER1_C H0	TIMER7_CH0	CLA3OU T	I2C0_SCL	SPI0_NSS	SPI2_NSS	USART1_RX	UART3_RTS/ UART3_DE	TIMER0_B RKIN0		CAN2_T X	TRIGSEL_ OUT0	HRTIMER_ FLT1	TIMER1_ ETI	EVENT OUT



Table 2-11. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0			TIMER2_C H2	CLA10UT	TIMER7_M CH1	HPDF_CK OUT	TIMER0_MC H1			HRTIMER_ ST4CH0	QSPI_IO1 ⁽⁵	EXMC_A 1 ⁽¹⁾	TRIGSEL_ OUT3	HRTIMER_ FLT4		EVENT OUT
PB1			TIMER2_C H3		TIMER7_M CH2	HPDF_DAT AIN1	TIMER0_MC H2	TIMER19_M CH0	CMP3_OU T	HRTIMER_ ST4CH1	QSPI_IO0 ⁽⁵	EXMC_A 2 ⁽¹⁾	TRIGSEL_ OUT4	HRTIMER_ SCOUT		EVENT OUT
PB2	RTC_OU T1	LPTIMER_ OUT	TIMER4_C H0	TIMER19_ CH0	I2C2_SMB A	HPDF_CKI N1				HRTIMER_ ST5CH0	QSPI_IO1 ⁽⁵	EXMC_A 3 ⁽¹⁾		HRTIMER_ SCIN		EVENT OUT
PB3	JTDO	TIMER1_C H1	TIMER3_E TI	CLA0OUT	TIMER7_M CH0	SPI0_SCK	SPI2_SCK	USART1_TX		HRTIMER_ ST5CH1	TIMER2_E TI	CAN2_R X	HRTIMER_ SCOUT	HRTIMER_ EXEV8	TRIGSEL _OUT7	EVENT OUT
PB4	NJTRST	TIMER15_ CH0	TIMER2_C H0	CLA1OUT	TIMER7_M CH1	SPI0_MISO	SPI2_MISO	USART1_RX	UART4_RT S/UART4_ DE		TIMER16_ BRKIN0	CAN2_T X		HRTIMER_ EXEV6	TRIGSEL _OUT6	EVENT OUT
PB5	HPDF_C KIN0	BRKIN0	H1	TIMER7_M CH2	I2C0_SMB A	SPI0_MOSI	SPI2_MOSI	USART1_CK	I2C2_SDA	CAN1_RX	TIMER16_ CH0	LPTIMER _IN0	CLA2OUT	HRTIMER_ EXEV5	UART4_C TS	OUT
PB6	HPDF_D ATAIN5	TIMER15_ MCH0	TIMER3_C H0		I2C0_SCL	TIMER7_C H0	TIMER7_ETI	USART0_TX	CMP3_OU T	CAN1_TX	TIMER7_B RKIN2	LPTIMER _ETI0	HRTIMER_ SCIN	HRTIMER_ EXEV3	EXMC_A4	EVENT OUT
PB7	HPDF_C KIN5	TIMER16_ MCH0	TIMER3_C H1	I2C3_SDA	I2C0_SDA	TIMER7_B RKIN0	HRTIMER_S T5CH1	USART0_RX	CMP2_OU T	QSPI_DQS ⁽ 5)(6)(8)	TIMER2_C H3	LPTIMER _IN1	EXMC_NL/ EXMC_NA DV ⁽¹⁾	HRTIMER_ EXEV2	UART3_C TS	EVENT OUT
PB8		TIMER15_ CH0	TIMER3_C H2	HPDF_CKI N7	I2C0_SCL	CLA3OUT		USART2_RX	CMP0_OU T	CAN0_RX	TIMER7_C H1		TIMER0_B RKIN0	HRTIMER_ EVEX7		EVENT OUT
PB9		TIMER16_ CH0	TIMER3_C H3	HPDF_DAT AIN7	I2C0_SDA		IFRP_OUT	USART2_TX	CMP1_OU T	CAN0_TX	TIMER7_C H2	EXMC_A 6 ⁽¹⁾	TIMER0_M CH2	HRTIMER_ EXEV4		EVENT OUT
PB10		TIMER1_C H2		HPDF_DAT AIN0			HPDF_DATAI N7	USART2_TX			QSPI_SCK(EXMC_A 7 ⁽¹⁾	TIMER0_B RKIN0	HRTIMER_ FLT2	TRIGSEL _OUT2	EVENT OUT
PB11		TIMER1_C H3		HPDF_DAT AIN3			HPDF_CKIN7	USART2_RX			QSPI_CSN ⁽	EXMC_A 8 ⁽¹⁾		HRTIMER_ FLT3		EVENT OUT
PB12			TIMER4_E TI		I2C1_SMB A	SPI1_NSS	TIMER0_BR KIN0	USART2_CK		CAN1_RX	HPDF_DAT AIN1	EXMC_A 9 ⁽¹⁾		HRTIMER_ ST2CH0		EVENT OUT
PB13						SPI1_SCK	TIMER0_MC H0	USART2_CT S		CAN1_TX	HPDF_CKI N1	EXMC_A 10 ⁽¹⁾		HRTIMER_ ST2CH1		EVENT OUT
PB14		TIMER14_ CH0				SPI1_MISO	TIMER0_MC H1	USART2_RT S/USART2_D E	CMP3_OU T		HPDF_DAT AIN2	EXMC_A 11 ⁽¹⁾		HRTIMER_ ST3CH0	TRIGSEL _OUT1	EVENT OUT
PB15	RTC_RE FIN	TIMER14_ CH1	TIMER14_ MCH0	CMP2_OU T	TIMER0_M CH2	SPI1_MOSI					HPDF_CKI N2	EXMC_A 12 ⁽¹⁾		HRTIMER_ ST3CH1	TRIGSEL _OUT5	EVENT OUT



Table 2-12. Port C alternate functions summary

Pin Nam e	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF 9	AF10	AF1 1	AF12	AF13	AF1 4	AF15
PC0		LPTIMER_IN0	TIMER0_CH0						HPDF_CKIN 0		HPDF_DATA IN4		EXMC_CLK ⁽¹	TRIGSEL_IN8		EVENTO UT
PC1		LPTIMER_OU T	TIMERU_CHT		HPDF_CKIN 4				HPDF_DATA IN0		QSPI_IO0 ⁽⁸⁾		EXMC_NOE(TRIGSEL_IN9		EVENTO UT
PC2	HPDF_CKOU T	LPTIMER_IN1	TIMER0_CH2	CMP2_OUT			TIMER19_CH 1		HPDF_CKIN 1		QSPI_IO1 ⁽⁸⁾		EXMC_NWE(TRIGSEL_IN2		EVENTO UT
РС3		LPTIMER_ETI 0	TIMER0_CH3				TIMER0_BRK IN2		HPDF_DATA IN1		QSPI_IO2 ⁽⁸⁾		EXMC_NWAI T ⁽¹⁾	6		EVENTO UT
PC4			TIMER0_ETI		I2C1_SCL			USART0_ TX	HPDF_CKIN 2		QSPI_IO3 ⁽⁵⁾		EXMC_NE0 ⁽¹	HRTIMER_FLT 7		EVENTO UT
PC5			TIMER14_BRK IN0				TIMER0_MC H3	USART0_ RX	HPDF_DATA IN2				EXMC_NE1 ⁽¹	HRTIMER_EXE V9		EVENTO UT
PC6	HPDF_CKIN 3	TIMER0_BRK IN1	TIMER2_CH0	HRTIMER_EXE V9	TIMER7_CH 0			CMP5_OU T	I2C3_SCL				EXMC_NE2 ⁽¹	HRTIMER_ST5 CH0		EVENTO UT
РС7	HPDF_DATA IN3		TIMER2_CH1	HRTIMER_FLT 4	TIMER7_CH 1			CMP4_OU T	I2C3_SDA				EXMC_NE3 ⁽¹	HRTIMER_ST5 CH1		EVENTO UT
PC8			TIMER2_CH2	HRTIMER_ST4 CH0	TIMER7_CH 2		TIMER19_CH 2	CMP6_OU T	I2C2_SCL				EXMC_NBL0 ⁽			EVENTO UT
РС9			TIMER2_CH3	HRTIMER_ST4 CH1	TIMER7_CH 3		TIMER7_BRK IN2		I2C2_SDA				EXMC_NBL1(EVENTO UT
PC1 0	HPDF_CKIN 5				TIMER7_MC H0	UART3_ TX	SPI2_SCK	USART2_ TX					EXMC_D0 ⁽¹⁾	HRTIMER_FLT 5		EVENTO UT
PC1 1	HPDF_DATA IN5			HRTIMER_EXE V1	TIMER7_MC H1	UART3_ RX	SPI2_MISO	USART2_ RX	I2C2_SDA				EXMC_D1 ⁽¹⁾			EVENTO UT
PC1 2		TIMER4_CH1		HRTIMER_EXE V0	TIMER7_MC H2	UART4_ TX	SPI2_MOSI	USART2_ CK					EXMC_A0 ⁽¹⁾			EVENTO UT
PC1 3			TIMER0_BRKI N0		TIMER0_MC H0		TIMER7_MC H3									EVENTO UT
PC1 4																EVENTO UT
PC1 5																EVENTO UT



Table 2-13. Port D alternate functions summary

	Table 2-13. For D alternate functions summary															
Pin Nam e	AF 0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF 8	AF9	AF10	AF1 1	AF12	AF13	AF1	AF15
PD0				HPDF_CKIN6			TIMER7_MCH 3			CAN0_R X			EXMC_D2 ⁽²⁾	TRIGSEL_I N3		EVENTO UT
PD1				HPDF_DATAI N6	TIMER7_CH3		TIMER7_BRKI N2			CAN0_T X	QSPI_DQS		EXMC_D3 ⁽²⁾	TRIGSEL_I N6		EVENTO UT
PD2			TIMER2_ETI		TIMER7_BRKI N0	UART4_ RX					QSPI_SCK					EVENTO UT
PD3			TIMER1_CH0/TIMER1 _ETI	HPDF_CKOU T				USART1_CTS			QSPI_CSN		EXMC_CLK(2)			EVENTO UT
PD4			TIMER1_CH1					USART1_RTS/USART1 _DE			QSPI_IO0 ⁽		EXMC_NOE(2)			EVENTO UT
PD5								USART1_TX			QSPI_IO1		EXMC_NWE ⁽²			EVENTO UT
PD6			TIMER1_CH3	HPDF_CKIN4	HPDF_DATAI N1			USART1_RX			QSPI_IO2 ⁽		EXMC_NWAI T ⁽²⁾			EVENTO UT
PD7			TIMER1_CH2	HPDF_DATAI N4			HPDF_CKIN1	USART1_CK			QSPI_IO3 ⁽		EXMC_NE0 ⁽²⁾			EVENTO UT
PD8				HPDF_CKIN3				USART2_TX					EXMC_D13 ⁽¹⁾			EVENTO UT
PD9				HPDF_DATAI N3				USART2_RX					EXMC_D14 ⁽¹⁾			EVENTO UT
PD1 0				HPDF_CKOU T				USART2_CK					EXMC_D15 ⁽¹⁾			EVENTO UT
PD1 1		TIMER4_E TI			I2C3_SMBA			USART2_CTS					EXMC_A16 ⁽³⁾			EVENTO UT
PD1 2			TIMER3_CH0					USART2_RTS/USART2 _DE					EXMC_A17 ⁽²⁾			EVENTO UT
PD1 3			TIMER3_CH1										EXMC_A18 ⁽²⁾			EVENTO UT
PD1 4			TIMER3_CH2			SPI0_IO2							EXMC_D0 ⁽²⁾			EVENTO UT
PD1 5			TIMER3_CH3			SPI0_IO3	SPI1_NSS						EXMC_D1 ⁽²⁾			EVENTO UT



Table 2-14. Port E alternate functions summary

	Table 2-14. For E alternate functions summary															
Pin Nam e	AF 0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF 8	AF 9	AF10	AF1 1	AF12	AF13	AF1 4	AF15
PE0			TIMER3_ETI	TIMER19_MCH 3	TIMER15_CH 0		TIMER19_ETI	USART0_T X					EXMC_NBL0 ⁽²	HRTIMER_ST6CH 0		EVENTOU T
PE1					TIMER16_CH 0		TIMER19_CH3	USART0_R X					EXMC_NBL1 ⁽²	HRTIMER_ST6CH 1		EVENTOU T
PE2			TIMER2_CH0				TIMER19_CH0						EXMC_A23 ⁽²⁾	HRTIMER_ST7CH 0		EVENTOU T
PE3			TIMER2_CH1				TIMER19_CH1						EXMC_A19 ⁽²⁾	HRTIMER_ST7CH 1		EVENTOU T
PE4		TIMER0_BRKIN 1	TIMER2_CH2	HPDF_DATAIN 3			TIMER19_MCH0						EXMC_A20 ⁽²⁾			EVENTOU T
PE5			TIMER2_CH3	HPDF_CKIN3			TIMER19_MCH1						EXMC_A21 ⁽²⁾			EVENTOU T
PE6							TIMER19_MCH2						EXMC_A22 ⁽²⁾			EVENTOU T
PE7			TIMER0_ETI	HPDF_DATAIN 2									EXMC_D4 ⁽¹⁾			EVENTOU T
PE8		TIMER4_CH2	TIMER0_MCH0	HPDF_CKIN2									EXMC_D5 ⁽¹⁾			EVENTOU T
PE9		TIMER4_CH3	TIMER0_CH0	HPDF_CKOUT		SPI0_IO 2							EXMC_D6 ⁽¹⁾			EVENTOU T
PE10			TIMER0_MCH1	HPDF_DATAIN 4		SPI0_IO 3					QSPI_SCK ⁽⁶		EXMC_D7 ⁽¹⁾			EVENTOU T
PE11			TIMER0_CH1	HPDF_CKIN4							QSPI_CSN ⁽⁶		EXMC_D8 ⁽¹⁾			EVENTOU T
PE12			TIMER0_MCH2	HPDF_DATAIN 5							QSPI_IO0 ⁽⁶⁾		EXMC_D9 ⁽¹⁾			EVENTOU T
PE13			TIMER0_CH2	HPDF_CKIN5							QSPI_IO1 ⁽⁶⁾		EXMC_D10 ⁽¹⁾			EVENTOU T
PE14			TIMER0_CH3				TIMER0_BRKIN 2				QSPI_IO2 ⁽⁶⁾		EXMC_D11 ⁽¹⁾			EVENTOU T
PE15			TIMER0_BRKIN 0				TIMER0_MCH3	USART2_R X			QSPI_IO3 ⁽⁶⁾		EXMC_D12 ⁽¹⁾			EVENTOU T



Table 2-15. Port F alternate functions summary

				Takemate functions summary												
Pin Nam e	AF 0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF 8	AF 9	AF10	AF1 1	AF12	AF13	AF1 4	AF15
PF0					I2C1_SDA	SPI1_NS S	TIMER0_MCH2									EVENTOU T
PF1			TIMER19_BRKIN 1			SPI1_SC K										EVENTOU T
PF2			TIMER19_CH2		I2C1_SMB A								EXMC_A2 ⁽²⁾			EVENTOU T
PF3			TIMER19_CH3		I2C2_SCL								EXMC_A3 ⁽⁴⁾			EVENTOU T
PF4			CMP0_OUT	TIMER19_MCH 0	I2C2_SDA		HPDF_DATAIN 2						EXMC_A4 ⁽⁴⁾	TRIGSEL_OUT 1		EVENTOU T
PF5			TIMER19_MCH1				HPDF_CKIN2						EXMC_A5 ⁽⁴⁾	TRIGSEL_OUT 5		EVENTOU T
PF6		TIMER4_ET I	TIMER3_CH3		I2C1_SCL		TIMER4_CH0	USART2_RTS/USART2_D E			QSPI_IO3 ⁽⁸⁾					EVENTOU T
PF7			TIMER19_BRKIN 0				TIMER4_CH1				QSPI_IO2 ⁽⁸⁾		EXMC_A1(4)			EVENTOU T
PF8			TIMER19_BRKIN 2				TIMER4_CH1				QSPI_IO0 ⁽⁸⁾		EXMC_A24 ⁽⁴			EVENTOU T
PF9			TIMER19_BRKIN 0	TIMER14_CH0		SPI1_SC K	TIMER4_CH3				QSPI_IO1 ⁽⁸⁾		EXMC_A25 ⁽²			EVENTOU T
PF10			TIMER19_BRKIN 2	TIMER14_CH1		SPI1_SC K					QSPI_SCK(EXMC_A0 ⁽²⁾			EVENTOU T
PF11			TIMER19_ETI										EXMC_NE3(EVENTOU T
PF12			TIMER19_CH0										EXMC_A6 ⁽⁴⁾			EVENTOU T
PF13			TIMER19_CH1	HPDF_DATAIN 6	I2C3_SMB A								EXMC_A7 ⁽⁴⁾			EVENTOU T
PF14			TIMER19_CH2	HPDF_CKIN6	I2C3_SCL								EXMC_A8 ⁽⁴⁾			EVENTOU T
PF15			TIMER19_CH3		I2C3_SDA								EXMC_A9 ⁽⁴⁾			EVENTOU T



Table 2-16. Port G alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0			TIMER19_MCH0										EXMC_A10 ⁽⁴⁾			EVENTOUT
PG1			TIMER19_MCH1										EXMC_A11 ⁽⁴⁾			EVENTOUT
PG2		TIMER0_BRKIN1	TIMER19_MCH2			SPI0_SCK							EXMC_A12 ⁽⁴⁾			EVENTOUT
PG3			TIMER19_BRKIN0		I2C3_SCL	SPI0_MISO	TIMER19_MCH3						EXMC_A13 ⁽⁴⁾			EVENTOUT
PG4			TIMER19_BRKIN2	TIMER7_BRKIN1	I2C3_SDA	SPI0_MOSI							EXMC_A14 ⁽⁴⁾			EVENTOUT
PG5			TIMER19_ETI			SPI0_NSS							EXMC_A15 ⁽⁴⁾			EVENTOUT
PG6			TIMER19_BRKIN0		I2C2_SMBA											EVENTOUT
PG7			TIMER19_BRKIN1		I2C2_SCL											EVENTOUT
PG8					I2C2_SDA								EXMC_NE2 ⁽⁴⁾			EVENTOUT
PG9				TIMER7_BRKIN1			SPI2_SCK	USART0_TX					EXMC_NE1(4)		TIMER14_MCH0	EVENTOUT
PG10 ⁽⁹⁾	CK_OUT															EVENTOUT

Note:

- (1) Functions are available on GD32G553QxTx/VxTx/MxY7TR/MxTx devices only.
- (2) Functions are available on GD32G553QxTx/VxTx devices only.
- (3) Functions are available on GD32G553QxTx/VxTx/MxY7TR devices only.
- (4) Functions are available on GD32G553QxTx devices only.
- (5) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (6) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (7) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 200MHz for this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.
- (8) These QSPI pin functions are highly recommended to be used together, and the supported maximum communication clock is 120MHz for



this group. Otherwise the QSPI maximum clock frequency cannot be guaranteed.

(9) Refer to the description of the NRST_MDSEL bit field of OB_USER option byte in the GD32G553 User Manual to configure the NRST-PG10 pin as a PG10 general GPIO function.



3. Functional description

3.1. Arm[®] Cortex[®]-M33 core

The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The Cortex®-M33 processor is based on the Armv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP. Some system peripherals listed below are also provided by Cortex®-M33:

- Internal Bus Matrix connected with Code bus, System bus, and Private Peripheral Bus (PPB) and debug accesses.
- Nested Vectored Interrupt Controller (NVIC).
- Breakpoint Unit (BPU).
- Data Watchpoint and Trace (DWT).
- Instrumentation Trace Macrocell (ITM).
- Serial Wire JTAG Debug Port (SWJ-DP).
- Trace Port Interface Unit (TPIU).
- Memory Protection Unit (MPU).
- Floating Point Unit (FPU).
- DSP Extension (DSP).

3.2. On-chip memory

- Up to 512KB of on-chip flash memory for instruction and data. Up to 2KB OTP.
- Up to 80KB of SRAM0, 16KB of SRAM1 and 32KB of TCMSRAM.
- Dual bank architecture for read-while-write (RWW) capability.
- 0~7 waiting time within bank0 / bank1 when CPU executes instructions and read data.
- ECC with single bit error correction and double bit errors detection.
- Supports 7-bit ECC function when reading and writing SRAM.
- Provides two execute-only dedicated code read protection (DCRP) area (1 per bank when DBS = 1, 2 for all memory when DBS = 0).
- Provides two secure user area which can be executed only once(1 per bank when DBS = 1, 1 for all memory when DBS = 0).
- Pre-fetch buffer to speed read operations.
- CBUS Instruction cache with 2K bytes which organized as 64 cache line of 4 X 64 bits or 2 X 128 bits.
- CBUS data cache with 512 bytes which organized as 16 cache line of 4 X 64 or 2 X 128 bits.
- 4 erase / program protection areas (2 per bank when DBS=1 and 4 for full memory when



DBS=0) to prevent unexpected operation.

■ Low-power mode support.

The GD32G553xx has up to 512KB of on-chip flash memory for instruction and data. The flash memory consists of 512KB main flash organized into 2x256 pages with 1KB capacity when DBS = 1, 256 pages with 2KB capacity when DBS = 0, 2 x 13 KB information block for the boot loader. Each page of main flash memory can be erased individually. <u>Table 2-2.</u> <u>GD32G553xx memory map</u> shows the memory map of the GD32G553xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- External 4 to 48 MHz crystal oscillator
- Internal 8 MHz RC oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 1.71 to 3.6V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD), BOR (Brown Out Reset), VAVD (V_{DDA} voltage detector), VUVD (V_{1.1v} Under Voltage Detector), VBAT thresholds, temperature thresholds

The Clock Control Unit (CCTL) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. The frequency of AHB, APB3, APB2 and the APB1 domains can be configured by each prescaler. For GD32G553xxx7, the maximum frequency of the AHB, APB3, APB2 and APB1 domains is 216 / 216 / 216 / 216MHz, the maximum frequency of the system clock can be up to 216 MHz. For GD32G553xxx3, the maximum frequency of the AHB, APB3, APB2 and APB1 domains is 170 / 170 / 170 / 170MHz, the maximum frequency of the system clock can be up to 170 MHz. See *Figure 2-9. GD32G553xx clock tree* for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components except for the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.63V and down to 1.61V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 1.71V to 3.6V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 1.71V to 3.6V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.71V to 3.6V, power supply for RTC unit, LXTAL oscillator, BPOR and BREG, and three BKP PADs, including PC13 to PC15.



3.4. Boot modes

GD32G553xx supports three BOOT modes, including:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART1 (PA2 and PA3), USART2 (PC10 and PC11), I2C1 (PC4 and PA8), I2C2 (PC8 and PC9) and I2C3 (PC6 and PC7), and when use I2C port to reprogram, GD-Link v3 should be used.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt / event can wake up the system.

■ Deep-sleep mode

In Deep-sleep mode, all clocks in the 1.1V domain are off, and all of IRC8M, HXTALand PLLs are disabled. The contents of SRAM and registers are preserved. The LDO can operate normally or in low power mode depending on the LDOLP bit in the PMU_CTL0 register. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC Tamper and TimeStamp LXTAL RTC wakeupTimer, event or clock stuck, LVD/VAVD/VOVD/VUVD, CMP0/1/2/3/4/5/6/7 output, LPTIMER wakeup, CAN0/1/2 wakeup, I2C0/1/2/3 wakeup, and USART0/1/2 wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

■ Standby mode

In standby mode, the whole 1.1V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. Besides, the contents of SRAM and registers in 1.1V power domain are lost in Standby mode. There are five wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm / time stamp / tamper events, the FWDGT reset, LXTAL clock failure detection and the rising edge on WKUP pins.



3.6. Trigger selection controller (TRIGSEL)

- Support different optional trigger inputs.
- Support up to 243 trigger input signals.
- Each peripheral has its corresponding register to select trigger input signal.
- Trigger input source could be external input signal or output of peripheral.
- Trigger selection output could be for external output or peripheral input.

The trigger selection controller (TRIGSEL) allows software to select the trigger input signal for various peripherals. TRIGSEL provides a flexible mechanism, there are up to 243 trigger input signals could be selected. Each peripheral corresponding to the independent trigger selection controller. Configure the corresponding register to select the different trigger signal for the specified trigger input of each peripheral.

3.7. General-purpose and alternate-function I/Os (GPIO and AFIO)

- Up to 107 general purpose I/O pins (GPIO), all mappable on 16 external interrupt lines.
- Each pin weak pull-up / pull-down function.
- Output push-pull / open drain enable control.
- Analog input / output configuration.
- Alternate function input / output configuration.
- The input signals can be qualified to remove unwanted noise.
- GPIO have the capable of state retention when system reset (exclude power reset).

GD32G553xx is up to 107 general purpose I/O pins (GPIO), named PA0~PA15, PB0~PB15, PC0~PC15, PD0~PD15, PE0~PE15, PF0~PF15, PG0~PG10 for the device to implement logic input/output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/Event Controller Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins.

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Each GPIO pin can be configured as pull-up, pull-down or no pull-up/pull-down. All GPIOs are high-current capable except for analog mode.

3.8. Direct memory access controller (DMA)

- 14 channels (7 for DMA0 and 7 for DMA1) and each channel are configurable.
- Support independent 8, 16, 32-bit memory and peripheral transfer.
- Support independent fixed and increasing address generation algorithm of memory and peripheral.
- Peripherals supported: Timers, ADC, DAC, SPI, I2C, USART, UART, QSPI, CAU,



HRTIMER, HPDF, FAC, TMU, and CAN.

The direct memory access (DMA) controller provides a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

There are 14 channels in the DMA controller (7 for DMA0 and 7 for DMA1). Each channel is dedicated to manage memory access requests from one or more peripherals. An arbiter is implemented inside to handle the priority among DMA requests.

3.9. DMA request multiplexer (DMAMUX)

- 14 channels for DMAMUX request multiplexer.
- 4 channels for DMAMUX request generator.
- Support 21 trigger inputs and 21 synchronization inputs.

DMAMUX is a transmission scheduler for DMA requests. The DMAMUX request multiplexer is used for routing a DMA request line between the peripherals / generated DMA request (from the DMAMUX request generator) and the DMA controller. Each DMAMUX request multiplexer channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. The DMA request is pending until it is served by the DMA controller which generates a DMA acknowledge signal (the DMA request signal is de-asserted).

3.10. CRC calculation unit (CRC)

- Supports 7 / 8 / 16 / 32 bit data input.
- For 7(8) / 16 / 32 bit input data length, the calculation cycles are 1 / 2 / 4 AHB clock cycles
- User configurable polynomial value and size.
- Free 8-bit register is unrelated to calculation and can be used for any other goals by any other peripheral devices.

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data. The CRC calculation unit can be used to calculate 7 / 8 / 16 / 32 bit CRC code within user configurable polynomial.

3.11. Configurable logic array (CLA)

- Four independent CLA units, with two input Signal Selector(SIGS), supporting 16 input signals, including external pins, timer channels, CMP, ADC, and CLA asynchronous outputs.
- A Logic-Configure-Unit(LCU) providing 256 programmable digital logic functions is



implemented in each CLA units.

- Programmable asynchronous and synchronous output
- CLA output can be configured to synchronize with external pins and timers.
- Four CLA units can be combined and support complicated logic operations.

The configurable logic array provides 256 programmable digital logic operations for external pins, CMP, ADC and timers without intervention from the CPU. Four independent CLA units are implemented in this module. Each CLA unit supports configurable asynchronous and synchronous output for GPIO pins.

3.12. True random number generator (TRNG)

- LFSR mode and NIST mode to generate random number.
- About 40 periods of TRNG_CLK are needed between two consecutive random numbers in LFSR mode.
- 32bit random number is generated each time in LFSR mode.
- TRNG NIST mode follow the NIST SP800-90B.
- 32bit*4 or 32bit*8 random number is generated each time in NIST mode.
- TRNG has the functions of startup and in-service self-check, associated with specific error flags.
- Disable TRNG module will significantly reduce the chip power consumption.
- 128-bit random value seed is generated from analog noise, so the random number is a true random number.

The true random number generator (TRNG) module can generate a 32-bit random value by using continuous analog noise and it has been pre-certified NIST SP800-90B.

3.13. Cryptographic Acceleration Unit (CAU)

- Supports DES, TDES or AES (128, 192, or 256) algorithms.
- DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode.
- AES supports 128bits-key, 192bits-key or 256 bits-key.
- Multiple modes are supported respectively in DES, TDES and AES, including Electronic codebook (ECB), Cipher block chaining (CBC), Counter mode (CTR), Galois / counter mode (GCM), Galois message authentication code mode (GMAC), Counter with CBC-MAC (CCM), Cipher Feedback mode (CFB) and Output Feedback mode(OFB).
- DMA transfer for incoming and outgoing data is supported.

The cryptographic acceleration unit (CAU) is used to encipher and decipher data with DES, Triple-DES or AES (128, 192, or 256) algorithms. DES / TDES / AES algorithms with different key sizes are supported to perform data encryption and decryption in the CAU in multiple modes. The CAU is a 32-bit peripheral, DMA transfer is supported and data can be accessed in the input and output FIFO.



3.14. Trigonometric Math Unit (TMU)

- 10 kinds of functions.
- Interrupt and DMA requests.
- The fixed point q1.31 / q1.15 format or IEEE754 32-bit single precision floating-point format is configurable.
- Programmable precision.
- CORDIC-algorithm core: circular system and hyperbolic system, rotation pattern and vectoring pattern.

The Trigonometric Math Unit (TMU) is a fully configurable block that execute common trigonometric and arithmetic operations. It can be used to calculate total 10 kinds of functions. The input / output data meet q1.31 or q1.15 fixed point format or IEEE754 32-bit single precision floating-point format.

3.15. Fast Fourier Transform (FFT)

- Support 1024 / 512 / 256 / 128 / 64 / 32 points FFT.
- Support IFFT mode.
- IEEE-754 single precision float point complex number input and output data.
- DMA master to load and store data.
- Support window function configured in memory.
- Support input down sample.

The Fast Fourier Transform (FFT) is an efficient computation of the Discrete Fourier Transform (DFT). The module supports CPU to offload FFT operations. Compared to a software implementation, it can accelerate calculations and time critical tasks. The module supports 6 configruation FFT point number up to 1024, and input and output data should be IEEE-754 single precision float point complex number.

3.16. Analog to digital converter (ADC)

- 12-bit ADC conversion rate is up to 5.3 MSPS.
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution for ADC.
- Oversampling ratio arbitrarily adjustable from 2x to 1024x.
- ADC supply requirements: 1.62V to 3.6V and typical power supply voltage is 3.3V.
- ADC input voltage range: V_{REFN} ≤V_{IN} ≤V_{REFP}.
- Temperature sensor.
- Start-of-conversion can be initiated by software or TRIGSEL.

A 12-bit successive approximation analog-to-digital converter module(ADC) is integrated on the MCU chip. ADC0 has 14 external channels, 5 internal channels (temperature sensor, the battery voltage, DAC0_OUT0, DAC0_OUT1, V_{REFINT} inputs channel), ADC1 has 16 external channels, 3 internal channels (DAC1_OUT0, DAC1_OUT1, V_{REFINT} inputs channel), ADC2



has 15 external channels, 5 internal channels (V_{REFINT} inputs channel, DAC2_OUT0, DAC2_OUT1, high-precision temperature sensor, the battery voltage), ADC3 has 18 external channels, 3 internal channels (DAC3_OUT0, DAC3_OUT1, V_{REFINT} inputs channel). After sampling and conversion, the conversion results can be stored in the corresponding data registers according to the least significant bit(LSB) alignment or the most significant(MSB) bit alignment. An on-chip hardware oversample scheme improves performances and reduces the computational burden of MCU.

3.17. Digital to analog converter (DAC)

- 8-bit or 12-bit resolution.
- Left or right data alignment.
- DMA capability for each unit and underrun function.
- Conversion update synchronously.
- Conversion trigged by external triggers.
- Configurable internal buffer.
- External voltage reference, V_{REFP}.
- Output buffer calibration.
- Using sample and keep mode to reduce the power consumption.
- Noise wave generation (LFSR noise mode and Triangle noise mode).
- Sawtooth wave generation.
- Two DAC units in concurrent mode.
- Output can be configured to persist when system reset.

The Digital-to-analog converter converts 12-bit digital data to a voltage on the external pins. The digital data can be set to 8-bit or 12-bit mode, left-aligned or right-aligned mode. DMA can be used to update the digital data on external triggers. The output voltage can be optionally buffered for higher drive capability, and DAC output buffer can be calibrated to improve output accuracy. The sample and keep mode can reduce the power consumption of DAC.

3.18. Comparator (CMP)

- Rail-to-rail comparators.
- Configurable hysteresis.
- Each comparator has configurable analog input source.
- Outputs with blanking source.
- Outputs to I/O.
- Outputs to timers.
- Outputs to EXTI.
- Outputs to NVIC.
- Outputs to TRIGSEL.
- Outputs can be configured to persist when system reset.



The general purpose CMP can work either standalone (all terminal are available on I/Os) or together with the timers.

It can be used to wake up the MCU from low-power mode by an analog signal, provide a trigger source when an analog signal is in a certain condition, achieve some current control by working together with a PWM output of a timer and the DAC.

3.19. VREF

- Stable voltage, and product calibrated.
- Connects to VREFP pin to source off-chip circuits.
- 2.048V, 2.5V or 2.9V configurable reference voltage output.

A precision internal reference circuit is inside. The internal voltage reference unit is used to provide voltage reference for ADC / DAC, or used by off-chip circuit connecting to VREFP pin.

3.20. Real time clock (RTC) and backup registers

- Support calendar function, which can support year, month, date, day, hours, minutes, seconds and subseconds (date is the day of week and day is the day of month).
- Daylight saving compensation supported, which is realized through software
- External high-accurate low frequency (50Hz or 60Hz) clock used to achieve higher calendar accuracy performed by reference clock detection option function.
- Atomic clock adjust (max adjust accuracy is 0.95PPM) for calendar calibration performed by digital calibration function.
- Sub-second adjustment by shift function
- Time-stamp function for saving event time
- Three tamper sources can be chosen and tamper type is configurable (RTC_TAMP0, RTC_TAMP1 and RTC_TAMP2).
- Programmable calendar and two field maskable alarms.
- Maskable interrupt source:
 - Alarm 0 and Alarm 1
 - Time-stamp detection
 - Tamper detection
 - Auto wakeup event
- Thirty-two 32-bit (128 bytes total) universal backup registers which can keep data under power saving mode. Backup register will be reset if tamper event detected.

The RTC provides a time which includes hour / minute / second / sub-second and a calendar includes year / month / day / week day. The time and calendar are expressed in BCD code except sub-second. Sub-second is expressed in binary code. Hour adjust for daylight saving time. Working in power saving mode and smart wakeup is software configurable. Support improving the calendar accuracy using extern accurate low frequency clock.

The RTC is an independent timer which provides a set of continuously running counters in



backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

3.21. Timers and PWM generation

- Three 16-bit Advanced timer (TIMER0, TIMER7, TIMER19), two 16-bit General-L0 timers (TIMER2, TIMER3), two 32-bit General-L0 timers (TIMER1, TIMER4), one 16-bit General-L3 timer (TIMER14), two 16-bit General-L4 timers (TIMER15, TIMER16), two 16-bit Basic timer (TIMER5 & TIMER6).
- Up to 8 independent channels of PWM, output compare or input capture for each general timer and external trigger input.
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match.
- Decoder interface controller with two inputs using quadrature decoder and decoder modes.
- 24-bit SysTick timer down counter.
- 2 watchdog timers (free watchdog timer and window watchdog timer).

The advanced timer (TIMER0, TIMER7, TIMER19) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 8 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general level 0 timer, can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1/4 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2/3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. The general level 0 timer also supports an encoder interface with two inputs using quadrature decoder mode and decoder mode.

The general level3 timer module (TIMER14) is a three-channel timer that supports both input capture and output compare. They can generate PWM signals to control motor or be used for power management applications. The general level3 timer has a 16-bit counter that can be used as an unsigned counter.

The general level4 timer module (TIMER15/16) is a two-channel timer that supports both input capture and output compare. They can generate PWM signals to control motor or be used for power management applications. The general level4 timer has a 16-bit counter that can be used as an unsigned counter.



The basic timer module(TIMER5/6) has a 16-bit counter that can be used as an unsigned counter. The basic timer TRGO0 is connected to DAC by TRIGSEL module.

The GD32G553xx has two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter.
- Auto reload capability.
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source.

3.22. High-Resolution Timer (HRTIMER)

- High- resolution timing units: Master_TIMER, Slave_TIMERx (x=0.. 7).
- Synchronization outputs: synchronize external resources as master.
- Synchronization inputs: be synchronized as a slaver.
- Bunch mode controller to handle light-load operation.
- DMA transfer for Master_TIMER requests, Slave_TIMERx (x=0..7) requests are supported.

HRTIMER has a high-resolution counting clock and can be used for high-precision timing. It can generate 16 high resolution and flexible digital signals to control motor or be used for power management applications. It has multiple internal signals connected to the ADC and DAC. It can be used for control and monitoring purposes. It can handle various fault input for safe purposes.

3.23. Low power timer (LPTIMER)

- Counter width: 16-bit.
- Source of counter clock is selectable as internal clock or external clock
- Operating mode: continuous counting mode or single counting mode
- Programmable prescaler: 3 bit.



- Channel output is user-configurable:
 Programmable PWM mode, single pulse mode, set mode
- Selectable trigger: software trigger or hardware input trigger
- Decoder mode: decoder mode 0 and decoder mode 1

The LPTIMER is a 16-bit timer and it is able to keep running in all power modes except for standby mode with its diversity of clock sources. The LPTIMER provides a flexible mechanism of the clock, which reduces the power consumption to a minimum while also achieving the required functions and performance. The LPTIMER can be used as a pulse counter with no internal clock source. The LPTIMER has the ability to wake up the system from the low-power modes, and it is suitable for realizing timeout mode with very low power consumption.

3.24. Infrared interface (IFRP)

- The IFRP output signal is decided by TIMER15_CH0 and TIMER16_CH0.
- To get correct infrared ray signal, TIMER15 should generate low frequence modulation envelope signal, and TIMER16 should generate high frequence carrier signal.
- The IFRP output (PB9/PA13) can control LED interface by setting PB9FMPEN in SYSCFG_CFG1.

Infrared interface (IFRP) is used to control infrared light LED, and send out infrared data to implement infrared ray remote control. There is no register in this module, which is controlled by TIMER15 and TIMER16. The capacity of module's output high current can be improved by set the GPIO pin to Fast Mode.

3.25. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Programmable baud-rate generator allowing speed up to 27 MBits/s when the clock frequency is 216 MHz and oversampling is by 8, and allowing speed up to 21.25 MBits/s when the clock frequency is 170 MHz and oversampling is by 8.
- Supports both asynchronous and clocked synchronous serial communication modes.
- IrDA support.
- LIN break generation and detection.
- ISO 7816-3 compliant smartcard interface.

The USART (USART0, USART1, USART2) and UART (UART3, UART4) are used to transfer data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver.



3.26. Inter-integrated circuit (I2C)

- Up to four I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus).
- Provide arbitration function, optional PEC (packet error checking) generation and checking.
- Supports 7-bit and 10-bit addressing mode and general call addressing mode.
- SMBus 3.0 and PMBus 1.3 compatible.
- Wakeup from sleep mode and Deep-sleep mode on I2C address match.

The I2C (inter-integrated circuit) module provides an I2C interface which is an industry standard two-line serial interface for MCU to communicate with external I2C interface. I2C bus uses two serial lines: a serial data line, SDA, and a serial clock line, SCL. The I2C interface implements standard I2C protocol with standard mode (up to 100KHz), fast mode (up to 400KHz) and fast mode plus (up to 1MHz) as well as CRC calculation and checking, SMBus (system management bus), and PMBus (power management bus).

3.27. Controller area network (CAN)

- Supports CAN protocol version 2.0A/B.
- Compliant with the ISO 11898-1:2015 standard.
- Supports CAN classical frame with up to 8 data bytes, baudrate up to 1 Mbit/s.
- Supports CAN FD frame with up to 64 data bytes, baudrate up to 8 Mbit/s.
- Supports time stamp based on 16-bit free running counter.
- Maskable interrupts.
- Supports four communication mode: normal mode, Inactive mode, Loopback and silent mode, and Monitor mode.
- Supports two power saving modes: CAN_Disable mode, and Pretended Networking mode.
- Supports transmitter delay compensation for CAN-FD frames at faster data rates.
- Support two wakeup methods for waking up from Pretended Networking mode: wakeup matching event, and wakup timeout event.
- Global network time, synchronized by a specific message.

CAN bus (Controller Area Network) is a bus standard designed to allow microcontrollers and devices to communicate with each other without a host computer. The CAN interface supports the CAN 2.0A/B protocol, ISO 11898-1:2015 and BOSCH CAN-FD specification.

The CAN module is a CAN Protocol controller with a very flexible mailbox system for transmitting and receiving CAN frames. The mailbox system consists of a set of mailboxes that store configuration and control data, timestamp, message ID, and data. The space of up to 32 mailboxes can also be configured as Rx FIFO with ID filtering against up to 104 extended IDs or 208 standard IDs or 416 partial 8-bit IDs, and configure receive FIFO/mailbox private filter register for up to 32 ID filter table elements.



3.28. Serial peripheral interface (SPI)

- Master or slave operation with full-duplex or simplex mode.
- Separate transmit and receive 32-bit FIFO.
- Data frame size can be 4 to 16 bits.
- Hardware CRC calculation, transmission and checking.
- SPI TI mode supported.
- Quad-SPI configuration available in master mode (only in SPI0).

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). All SPIs can be served by the DMA controller. The serial peripheral interface (SPI) provides a SPI protocol of data transmission and reception function in master or slave mode. Both full-duplex and simplex communication modes are supported, with hardware CRC calculation and checking. Quad-SPI master mode is also supported in SPI0.

3.29. Quad-SPI interface (QSPI)

- Three functional modes: normal mode (address extend), read polling mode and memory map mode.
- Fully programmable command format for both normal mode and memory map mode.
- Integrated FIFO for transmission/reception.
- Support SDR and DDR mode.
- 8, 16, or 32-bit data accesses.
- DMA channel for normal mode.

The QSPI is a specialized interface that can communicate with flash memories. This interface supports single, dual or quad SPI FLASH. It can operate in normal mode, read polling mode and memory map mode.

3.30. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash.
- Each bank has its own chip-select signal which can be configured independently.
- Independent read/write timing configuration to a sub-set memory type.
- 8 or 16 bits bus width.
- Write FIFO with max 16 words data storage.

The external memory controller EXMC, is used as a translator for MCU to access a variety of external memory. By configuring the related registers, it can automatically convert AMBA memory access protocol into a specific memory access protocol, such as SRAM, ROM, NOR Flash, PSRAM. Users can also adjust the timing parameters in the configuration registers to improve memory access efficiency. EXMC access space is divided into multiple banks; each bank is assigned to access a specific memory type with flexible parameter configuration as



defined in the control registers. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

3.31. High-Performance Digital Filter (HPDF)

- 8 multiplex digital serial input channels.
 - configurable SPI and Manchester interfaces.
- 8 internal digital parallel input channels.
 - input with up to 16-bit resolution.
 - internal source: ADC data or memory (CPU / DMA write) data stream.
- Configurable Sinc filter and integrator.
 - the order and oversampling rate (decimation rate) of Sinc filter can be configured.
 - sampling rate of configurable integrator.
- Threshold monitor function.
 - independent Sinc filter, configurable order and oversampling rate (decimation rate).
 - configurable data input source: serial channel input data or HPDF output data.
- Malfunction monitor function.
 - A counter with 8 bits is used to monitor the continuous 0 or 1 in the serial channel input data stream.
- Extreme monitor function.
 - store minimum and maximum values of output data values of HPDF.
- Up to 24-bit output data resolution.
- Clock signal can be provided to external sigma delta modulator.
 - provide configurable clock signal by the CKOUT pin.
- Flexible conversion configuration function.
 - the conversion channel is divided into regular group and inserted group.
 - support multiple conversion modes and startup modes.
- HPDF output data is in signed format.

A high performance digital filter module (HPDF) for external sigma delta (Σ - Δ) modulator is integrated in GD32G553xx. HPDF supports SPI interface and Manchester-coded single-wire interface. The external sigma delta modulator can be connected with MCU by the serial interface, and the serial data stream output by sigma delta modulator can be filtered. In addition, HPDF also supports the parallel data stream input, which can be selected from internal ADC peripherals or from MCU memory.

3.32. Filter arithmetic accelerator (FAC)

- Fixed or float multiplier and accumulator.
- 256 x 32-bit local memory.
- 16-bit fixed-point or 32-bit float point input and output.
- Up to three buffers, two input buffers and one output buffer.
- Buffer can be circular.



- FIR and IIR can be realized.
- Vector functions support convolution, Dot product, correlation functions.
- Data can be read and written through DMA.

The filter arithmetic accelerator unit consist of multiplier, accumulator and address generation logic, so as to index vector elements stored in local memory. Circular buffering is valid for both input and output, which allows to realize finite impulse response (FIR) filters and infinite impulse response (IIR) filters. The unit support CPU to be free from frequent or lengthy filtering operations, compared with software implementation, it can accelerate calculations and the processing speed of time critical tasks.

3.33. Debug mode

Serial wire JTAG debug port (SWJ-DP).

The GD32G553xx series provide a large variety of debug, trace and test features. They are implemented with a standard configuration of the Arm® CoreSight™ module together with a daisy chained standard TAP controller. Debug and trace functions are integrated into the Arm® Cortex®-M33. The debug system supports serial wire debug (SWD) and trace functions in addition to standard JTAG debug.

3.34. Package and operation temperature

- LQFP128 (GD32G553QxTx), LQFP100 (GD32G553VxTx), WLCSP81 (GD32G553MxY7TR), LQFP80 (GD32G553MxTx), LQFP64 (GD32G553RxTx), LQFP48 (GD32G553CxTx) and QFN48 (GD32G553CxUx).
- Operation temperature range: For GD32G553xxx7, -40°C to +105°C (industrial level). For GD32G553xxx3, -40°C to +125°C (industrial level).



4. Electrical characteristics

4.1. Parameter introduction

- Parameter conditions: Unless otherwise specified, all values given for V_{DD} = V_{DDA} = 3.3 V, T_A = 25°C, and all voltages are referenced to Vss.
- Value guaranteed by design, not 100% tested in production indicates that the value is derived from design or simulation and/or process characteristics.
- Value guaranteed by characterization, not 100% tested in production indicates that the value is derived from random test.
- Value guaranteed by sample, not 100% tested in production indicates that the value is derived from testing parameters with a small sample size.
- If the value is not specially indicated, it means the value guaranteed by 100% tested in production.

See the following table for some abbreviation terms and their descriptions in this chapter.

Table 4-1. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
CAN	Controller Area Network
DAC	Digital-to-Analog Converter
DMA	Direct Memory Access
GPIO	General Purpose Input/Output
JTAG	Joint Test Action Group
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
SPI	Serial Peripheral Interface

4.2. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-2. Absolute maximum ratings⁽¹⁾

Symbol	Description	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	Vss - 0.3	V _{SS} + 4	٧
V _{DDA}	External analog supply voltage ⁽³⁾	Vssa - 0.3	V _{SSA} + 4	V
V _{BAT}	External battery supply voltage	Vss - 0.3	V _{SS} + 4	V



Symbol	Description	Min	Max	Unit
V	Input voltage on 5V tolerant pin ⁽⁴⁾	V _{SS} - 0.3	V _{DD} + 4	V
Vin	Input voltage on other I/O	V _{SS} - 0.3	4	V
$ \Delta V_{DDx} $	Variations between different VDD power pins	_	50	mV
Vssx -Vss	Variations between different ground pins ⁽⁵⁾	_	50	mV
lio	Maximum current for GPIO pins	_	20	
ΣΙιο	Maximum current sunk/sourced by all GPIO pin	_	100	
∑I _{DD}	Total current into all VDD pins	_	300	A
∑lss	Total current into all VSS pins	_	300	mA
I _{INJ}	Injected current on each GPIO pin ⁽⁵⁾	_	-5/0	
Σlinj	Total injected current on all GPIO pins ⁽⁶⁾	_	±25	
Tstg	Storage temperature range	-65	150	°C
	Maximum junction temperature for grade 7		125	
т.	devices		120	°C
TJ	Maximum junction temperature for grade 3		135	C
	devices	_	133	

- (1) Value guaranteed by design, not 100% tested in production.
- (2) All main power and ground pins should be connected to an external power source within the allowable range.
- (3) It is recommended that VDD and VDDA are powered by the same source. The maximum difference between VDD and VDDA does not exceed 300 mV during power-up and operation.
- (4) V_{IN} maximum value cannot exceed 5.5 V.
- (5) I_{INJ} must never be exceeded. Negative injection on any analog input pins disturbs the analog performance of the
- (6) When several inputs are submitted to a current injection, the maximum ΣI_{INJ} is the absolute sum of the positive and negative injected currents (instantaneous values).

4.3. Operating conditions characteristics

Table 4-3. General operating conditions⁽¹⁾⁽⁶⁾

Symbol	Description	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage	_	1.71	3.6	V
V _{DDA} Supply vol		ADC used,fadcmax = 50 MHz	1.71		
		ADC used,f _{ADCMAX} = 80 MHz	2.4		
VDDA	Analog supply voltage	DAC output buffer OFF, DAC_OUT Pin not connected (internal connection only) DAC work in other mode VREFBUF used	1.71 1.8 VREFP+0.3	3.6	V
V _{BAT} ⁽²⁾	Battery supply voltage	_	1.71	3.6	V
	AHB clock frequency for	Vcore=1.15V	_	216	
f _{HCLK}	grade 7 devices	Vcore=1.1V	_	170	MHz
	AHB clock frequency for	_		170	




Symbol	Description	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
	grade 3 devices				
	APB1 clock frequency for	Vcore=1.15V	_	216	
	grade 7 devices	Vcore=1.1V		170	
f _{APB1}	APB1 clock frequency for			470	
	grade 3 devices	_	_	170	
	APB2 clock frequency for	Vcore=1.15V	_	216	
_	grade 7 devices	Vcore=1.1V	_	170	
f _{APB2}	APB2 clock frequency for			470	
	grade 3 devices	_		170	
	APB3 clock frequency for	Vcore=1.15V	_	216	
£	grade 7 devices	Vcore=1.1V	_	170	
f _{APB3}	APB3 clock frequency for			470	
	grade 3 devices	_		170	
	Power dissipation at T _A =			440	
	105°C of LQFP128 ⁽⁴⁾		_	418	
	Power dissipation at T _A =			407	
	105°C of LQFP100 ⁽⁴⁾		_	407	
	Power dissipation at T _A =			202	
	125°C of LQFP100 ⁽⁴⁾			203	
	Power dissipation at T _A =			445	
	105°C of WLCSP81 ⁽⁴⁾			445	
	Power dissipation at T _A =			386	
	105°C of LQFP80 ⁽⁴⁾			300	
	Power dissipation at T _A =			193	
P _D (3)	125°C of LQFP80 ⁽⁴⁾			193	mW
F D(**)	Power dissipation at T _A =	_		367	IIIVV
	105°C of LQFP64 ⁽⁴⁾			307	
	Power dissipation at T _A =			183	
	125°C of LQFP64 ⁽⁴⁾		_	100	
	Power dissipation at T _A =		_	287	
	105°C of LQFP48 ⁽⁴⁾			207	
	Power dissipation at T _A =		_	144	
	125°C of LQFP48 ⁽⁴⁾			144	
	Power dissipation at T _A =		_	699	
	105°C of QFN48 ⁽⁴⁾			000	
	Power dissipation at T _A =		_	350	
	125°C of QFN48 ⁽⁴⁾			300	
	Operating temperature	Maximum power	-40	105	
	range for grade 7 devices	dissipation		. 55	1
TA	Operating temperature	Maximum power	-40	115	°C
	range for grade 3 devices	dissipation			_
i	J J 2 23.1.300	Low-power dissipation ⁽⁵⁾	-40	125	



Symbol	Description	Conditions	Min ⁽¹⁾	Max ⁽¹⁾	Unit
	Junction temperature for		-40	125	
т.	grade 7 devices		-40	125	°C
TJ	Junction temperature for	_	40	125	
	grade 3 devices		-40	135	

- (1) Value guaranteed by design, not 100% tested in production.
- (2) In the application which V_{BAT} supply the backup domains, if the VBAT voltage drops below the minimum value, when V_{DD} is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL again.
- (3) If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax}.
- (4) For grade 7 devices, the parameter of T_A = 105°C, For grade 3 device, the parameter of T_A = 125°C.
- (5) In low-power dissipation state(In limited power dissipation state), T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section: <u>Thermal characteristics</u>).
- (6) For the specific usage differences between grade 7 and grade 3 devices, please refer to the application note.

Figure 4-1. Recommended power supply decoupling capacitors (1)(2)



- (1) VREFN pins are internally connected to VSSA pins.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

4.4. Power supply requirement characteristics

Table 4-4. Power supply requirement characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Max	Unit
t(1)	V _{DD} rise time rate		0	8	
t _{VDD} ⁽¹⁾	V _{DD} fall time rate	_	10	∞	us/V
t _{VDDA} ⁽¹⁾	V _{DDA} rise time rate		0	∞	μ5/ ν
LVDDA	V _{DDA} fall time rate	_	10	∞	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-5. Start-up timings of Operating conditions (1)(2)(3)

Symbol	Description	Conditions	Тур	Unit
		Clock source from HXTAL ⁽⁴⁾	2150	
t _{ST}	Start-up time	Clock source from IRC8M ⁽⁴⁾	110	μs
		Clock source from HXTAL ⁽⁵⁾	13.92	ms



Symbol	Description	Conditions	Тур	Unit
		Clock source from IRC8M ⁽⁵⁾	11.86	

- (1) Value guaranteed by sample, not 100% tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction conversion in SystemInit function.
- (3) PLL is off.
- (4) Excluding the time to initialize SRAM during startup.
- (5) Including the time to initialize 128kB SRAM by software during startup.

Table 4-6. Wake-up time from power saving modes⁽¹⁾⁽²⁾

Symbol	Description	Conditions	Min	Тур	Max	Unit
t _{Sleep}	Wakeup from Sleep mode		١	2.04		μs
	Wakeup from Deep-sleep					
	mode (LDO in normal	_	_	4.08	_	μs
4	mode)					
t _{Deep-sleep}	Wakeup from Deep-sleep					
	mode (LDO in low power	_	_	4.08	_	μs
	mode)					
		Excluding the time to				
		initialize SRAM during	_	104	_	μs
4	Wakaun from Standby mada	wakeup				
t Standby	Wakeup from Standby mode	Including the time to				
		initialize 128kB SRAM by	_	10.34	_	ms
		software during wakeup				

⁽¹⁾ Value guaranteed by sample, not 100% tested in production.

4.5. Power consumption

The power consumption is measured as described in <u>Figure 4 1. Power consumption</u> <u>measurement diagram</u>. The current consumption values are derived from the tests powered by $V_{DD} = V_{DDA}$ except BKP_ONLY mode, while the current is I_{SUM} . In BKP_ONLY mode, the RTC unit and LXTAL oscillator are powered by the V_{BAT} , while the current is I_{BAT} . Unless otherwise stated, $V_{DD} = V_{DDA} = 3.3$ V is applied to supply pins in typical current consumption columns, and $V_{DD} = V_{DDA} = V_{DD(MAX)}$ is applied in maximum current consumption columns.

⁽²⁾ The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction in Systeminit function under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.



Figure 4-2. Power consumption measurement diagram






Table 4-7. Power consumption in Run mode⁽³⁾

Cymhal	Description		Condition	ons			Тур	(1)			Max ⁽²⁾		Unit
Symbol	Description	General	Peripherals	Execute from	f _{HCLK1}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	Unit
		HXTAL = 8 MHz, PLL on, System clock = f _{HCLK1}	All disabled		216 MHz 170 MHz 120 MHz 80 MHz 32 MHz 8 MHz	64.4 50.2 37.8 27.6 15.0	70.3 54.8 TBD TBD TBD	76.2 59.8 TBD TBD TBD	TBD TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	
	Sum of supply current from	HXTAL = 8 MHz, PLL on, System clock = f _{HCLK1}	All enabled	EFLASH	216 MHz 170 MHz 120 MHz 80 MHz 32 MHz 8 MHz	155.7 119.2 86.5 59.8 28.0 22.6	165.4 126.0 TBD TBD TBD	173.5 132.5 TBD TBD TBD	TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	
Isum	VDD and VDDA (Run mode)	HXTAL = 8 MHz, PLL on, System clock = f _{HCLK1}	All disabled	SRAM	216 MHz 170 MHz 120 MHz 80 MHz 32 MHz 8 MHz	60 46.5 35.3 25.8 14.3 12.4	65.8 51.4 TBD TBD TBD	71.5 56.3 TBD TBD TBD	TBD TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	mA
		HXTAL = 8 MHz, PLL on, System clock = f _{HCLK1} All enabled	SKAM	216 MHz 170 MHz 120 MHz 80 MHz 32 MHz 8 MHz	156.7 119.2 86.5 60.0 28.1 22.7	165.9 126.3 TBD TBD TBD	174.1 132.9 TBD TBD TBD	TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD	TBD TBD TBD TBD TBD TBD		

⁽¹⁾ Value guaranteed by sample, not 100% tested in production.



- (2) Value guaranteed by characterization, not 100% tested in production.
- (3) During power consumption test, GPIO needs to be configure as Analog Input mode.

Table 4-8. Power consumption in Run mode with different codes(1)(2)(3)(4)

Symbol	Description	Co	Typ	Unit	Tvn	Unit		
Cymbol		General Execute from Code		Тур	Oilit	Тур	Oilit	
		HXTAL = 8 MHz, PLL on, System clock = 216 MHz, f _{HCLK1} = 216 MHz, All	EFLASH	Coremark	65		0.301	
	Sum of supply current		SRAM	Coremark	63	mA	0.292	mA
Isum	from VDD and VDDA	HXTAL = 8 MHz, PLL on, System clock =	EFLASH	Coremark	50.3	IIIA	0.296	/MHz
		170 MHz, f _{HCLK1} = 170 MHz, All peripherals disabled	SRAM	Coremark	48.8		0.287	

- (1) Value guaranteed by sample, not 100% tested in production.
- (2) During power consumption test, GPIO needs to be configure as Analog Input mode.
- (3) The pre-fetch buffer is enabled when fetching from EFLASH.
- (4) Code compiled with high optimization for space in SRAM.

Table 4-9. Power consumption in Sleep mode⁽³⁾⁽⁴⁾

Symbol	Description		Conditions			Ty	/p ⁽¹⁾			Max ⁽²⁾		Unit
Symbol	Description	General	peripherals	f _{HCLK1}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	Oilit
				216 MHz	44.1	49.5	55.1	TBD	TBD	TBD	TBD	
				170 MHz	34.5	39.1	43.9	TBD	TBD	TBD	TBD	
		HXTAL = 8 MHz,	All peripheral	120 MHz	26.7	TBD	TBD	TBD	TBD	TBD	TBD	
		PLL on	disabled	80 MHz	20.0	TBD	TBD	TBD	TBD	TBD	TBD	
	Sum of supply current			32 MHz	12.0	TBD	TBD	TBD	TBD	TBD	TBD	
I _{SUM}	from VDD and VDDA			8 MHz	10.6	TBD	TBD	TBD	TBD	TBD	TBD	mA
	(Sleep mode)			216 MHz	140.1	149.1	157.2	TBD	TBD	TBD	TBD	
		HXTAL = 8 MHz.		170 MHz	106.6	113.5	119.9	TBD	TBD	TBD	TBD	
		PLL on	All peripheral enabled	120 MHz	78.2	TBD	TBD	TBD	TBD	TBD	TBD	
		FLL OII		80 MHz	54.2	TBD	TBD	TBD	TBD	TBD	TBD	
				32 MHz	25.8	TBD	TBD	TBD	TBD	TBD	TBD	



Symbol	Description	Conditions Conditions			Typ ⁽¹⁾				Max ⁽²⁾			Unit
		General	peripherals	fHCLK1	25°C	85°C	105°C	125°C	85°C	105°C	125°C	Oilit
				8 MHz	21.0	TBD	TBD	TBD	TBD	TBD	TBD	

- (1) Value guaranteed by sample, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.
- (3) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC48M, or IRC32K are ON, an additional power consumption should be considered.
- (4) During power consumption test, GPIO needs to be configure as Analog Input mode.

Table 4-10. Power consumption in Deep-sleep mode⁽²⁾

Symbol	Description	Conditions			Тур	(3)(4)				Unit	
Symbol	Description	General	V _{DD}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	Oille
			1.71V	5.20	TBD	TBD	TBD	TBD	TBD	TBD	
	Cum of ounnly ourrant	LDO in normal mode, IRC32K off, RTC off	3.3V	5.21	8.05	11.42	TBD	TBD	TBD	TBD	
la	Sum of supply current from VDD and VDDA		3.6V	5.21	TBD	TBD	TBD	TBD	TBD	TBD	mA
Isum	(Deep-sleep mode)	LDO in Low nower made IDC22K off DTC	1.71V	5.12	TBD	TBD	TBD	TBD	TBD	TBD	IIIA
	(Deep-sleep mode)	LDO in Low power mode, IRC32K off, RTC	3.3V	5.12	7.94	11.29	TBD	TBD	TBD	TBD	
		off –	3.6V	5.13	TBD	TBD	TBD	TBD	TBD	TBD	

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) During power consumption test, GPIO needs to be configure as Analog Input mode.
- (3) Value guaranteed by sample, not 100% tested in production.
- (4) $V_{CORE} = 1.0V$.

Table 4-11. Power consumption in Standby mode

Symbol	Description	Conditions			Ty	/p ⁽¹⁾		Max ⁽²⁾			Unit
Syllibol	Description	General	V _{DD}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	Oilit
			1.71V	1.21	TBD	TBD	TBD	TBD	TBD	TBD	
	Come of committee commont	LXTAL off, IRC32K on, RTC on	3.3V	2.06	3.99	7.28	TBD	TBD	TBD	TBD	
I	Sum of supply current from VDD and VDDA		3.6V	2.34	5.05	9.12	TBD	TBD	TBD	TBD	
Isum	(Standby mode)		1.71V	1.13	TBD	TBD	TBD	TBD	TBD	TBD	μA
	(Standby mode)	LXTAL off, IRC32K on, RTC off	3.3V	1.86	3.78	7.06	TBD	TBD	TBD	TBD	
			3.6V	2.12	4.76	8.77	TBD	TBD	TBD	TBD	



Symbol	Description	Conditions			Ty	/p ⁽¹⁾		Max ⁽²⁾			Unit
Symbol		General	V _{DD}	25°C	85°C	105°C	125°C	85°C	105°C	125°C	Oilit
			1.71	0.94	TBD	TBD	TBD	TBD	TBD	TBD	
		LXTAL off, IRC32K off, RTC off	3.3V	1.57	3.47	6.74	TBD	TBD	TBD	TBD	
			3.6V	1.78	4.43	8.42	TBD	TBD	TBD	TBD	

- (1) Value guaranteed by sample, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.

Table 4-12. Power consumption in BKP_ONLY mode

Symbol	Description	Conditions			Тур) ⁽¹⁾⁽³⁾		Max ⁽²⁾			Unit	
	Symbol	Description	General	V BAT	25°C	85°C	105°C	125°C	85°C	105°C	125°C	Oiil
		RTC current from		1.71V	0.43	TBD	TBD	TBD	TBD	TBD	TBD	
	I_{BAT}	VBAT, LXTAL bypassed	VDD off, RTC on	3.3V	0.65	0.93	1.34	TBD	TBD	TBD	TBD	μΑ
		at 32768Hz		3.6V	0.74	1.10	1.58	TBD	TBD	TBD	TBD	

- (1) Value guaranteed by sample, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.
- (3) LSE low driving.



4.6. EMC characteristics

System level ESD (Electrostatic discharge, according to IEC 61000-4-2) and EFT (Electrical Fast Transient/burst, according to IEC 61000-4-4) testing result is given in the <u>Table 4-13.</u>

<u>System level ESD and EFT characteristics(1)</u>. System level ESD is for end-customer operation, it includes ESD field events on system level occur in an unprotected area (outside EPA). System level ESD protection necessary to satisfy higher ESD levels.

Table 4-13. System level ESD and EFT characteristics(1)

Symbol	Description	Conditions	Package	Class	Level
V	Contact / Air mode high voltage	V _{DD} =3.3 V, T _J =25 °C	LQFP128	CD 8kV AD 15kV	4A
V _{ESD}	stressed on all I/O pins	f _{HCLK} = 216 MHz IEC 61000-4-2	LQFP48	CD 8kV AD 15kV	4A
V (2)	Fast transient high voltage burst	V _{DD} =3.3 V, T _J =25 °C	LQFP128	4kV	4A
V _{EFT} ⁽²⁾	stressed on Power and GND	f _{HCLK} = 216 MHz IEC 61000-4-4	LQFP48	4kV	4A

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-14. EMI characteristics</u>, The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

Table 4-14. EMI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Package	Tested frequency band	Max vs. [fhxtal/fhclk]	Unit
				nequency band	8/216 MHz	
				0.15 MHz to 30	-4.64	
				MHz	-4.04	
		$V_{DD} = 3.6 V$,	LQFP128	30 MHz to 130 MHz	2.44	
SEMI	Peak level	T _J =25 °C f _{HCLK} = 216 MHz,		130 MHz to 1 GHz	4.56	dBµV
JEMI	i cak ievei	conforms to SAE		0.15 MHz to 30	-7.12	αБμν
		J1752-3:2017		MHz	-7.12	
		31732-3.2017	LQFP48	30 MHz to 130 MHz	1.44	
				130 MHz to 1 GHz	4.88	

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

Component level ESD include HBM (Human body model, according to ANSI/ESDA/JEDEC JS-001) and CDM (ANSI/ESDA/JEDEC JS-002), that ESD field events during manufacturing in an ESD protected area, such as PCB assembly/repair, IC assembly/test and Fab environment. The ESD protected area (EPA) has many measures, for instance ESD protective packaging, grounding person wrist strap to ground (or flooring/footwear), grounded

⁽²⁾ EFT test can pass 5kV.



work surface and ionizer.

Static latch-up (LU, according to JEDEC78) test is based on the two measurement methods, I/O current injection value (I-test) and power supply over-voltage value.

Table 4-15. Component level ESD and latch-up characteristics⁽¹⁾

Symbol	Description	Conditions	Package	Max	Unit	Level
V/	Human body model electrostatic	T _J = 25 °C	LQFP128	2000	V	2
V _{HBM}	discharge voltage (Any pin combination)	JS-001-2017	LQFF 120	2000	V	2
V	Charge device model electrostatic	T _J = 25 °C	LQFP128	500	V	C2a
VCDM	V _{CDM} discharge voltage (All pins)		LQFF 120	500	V	CZa
111	I-test	T _A = 125 °C	LQFP128	200	mA	Class II
LU	LU V _{supply} over voltage		LQFF 120	5.4	V	Level A

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

4.7. Power supply supervisor characteristics

Table 4-16. Power supply supervisor characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Тур	Max	Unit
		LVDT[2:0] = 000(rising edge)	_	2.15		
		LVDT[2:0] = 000(falling edge)	_	2.05		
		LVDT[2:0] = 001(rising edge)	_	2.30		
		LVDT[2:0] = 001(falling edge)	_	2.20		
		LVDT[2:0] = 010(rising edge)	_	2.45		
		LVDT[2:0] = 010(falling edge)	_	2.35		
V _{LVD}	Low voltage	LVDT[2:0] = 011(rising edge)	_	2.60		V
VLVD	Detector level selection	LVDT[2:0] = 011(falling edge)	_	2.50		V
		LVDT[2:0] = 100(rising edge)	_	2.75		
		LVDT[2:0] = 100(falling edge)	_	2.65		
		LVDT[2:0] = 101(rising edge)	_	2.90		
		LVDT[2:0] = 101(falling edge)	_	2.80		
		LVDT[2:0] = 110(rising edge)	_	3.00		
		LVDT[2:0] = 110(falling edge)	_	2.90		
V _L VDhyst	LVD hysteresis			100		mV
Vpor	Power on reset threshold	_	_	1.63	_	V



Symbol	Description	Conditions	Min	Тур	Max	Unit
V_{PDR}	Power down reset threshold	-	_	1.61	_	٧
V _{PDRhyst}	PDR hysteresis	_	_	20		mV
	<u> </u>	BOR_TH[1:0] = 01(rising edge)	_	2.3	_	
		BOR_TH[1:0] = 01(falling edge)	_	2.2	_	
		BOR_TH[1:0] = 10(rising edge)	_	2.6	_	
V_{BOR}	Brownout level selection	BOR_TH[1:0] = 10(falling edge)	_	2.5	_	V
		BOR_TH[1:0] = 11(rising edge)	_	2.9		
		BOR_TH[1:0] = 11(falling edge)	_	2.8	_	
V _{BORhyst}	BOR hysteresis	_	_	100	_	mV
trsttempo	Reset temporization		_	254	_	us
		VAVDVC[1:0] = 00(rising edge)	_	1.8	_	
		VAVDVC[1:0] = 00(falling edge)	_	1.7	_	
		VAVDVC[1:0] = 01(rising edge)	_	2.2	_	
.,	Analog voltage detector	VAVDVC[1:0] = 01(falling edge)	_	2.1	_	
V_{AVD}	for V _{DDA} level selection	VAVDVC[1:0] = 10(rising edge)	_	2.6	_	V
		VAVDVC[1:0] = 10(falling edge)	_	2.5	_	
		VAVDVC[1:0] = 11(rising edge)		2.9	_	
		VAVDVC[1:0] = 11(falling edge)	_	2.8	_	
V _{hyst_AVD}	Hysteresis of V _{DDA} voltage detector	_	_	100	_	mV
		VOVDVC[1:0] = 00(rising edge)	_	1.25	_	
		VOVDVC[1:0] = 00(falling edge)	_	1.225	_	
		VOVDVC[1:0] = 01(rising edge)	_	1.35	_	
	Analog voltage	VOVDVC[1:0] = 01(falling edge)	_	1.325	_	.,
V_{OVD}	detector for V _{1.1V} over level selection	VOVDVC[1:0] = 10(rising edge)	_	1.45	_	V
	10001 0010011011	VOVDVC[1:0] = 10(falling edge)	_	1.425	_	
		VOVDVC[1:0] = 11(rising edge)	_	1.55	_	
		VOVDVC[1:0] = 11(falling edge)	_	1.525	_	
V _{hyst_OVD}	Hysteresis of V _{1.1V} over voltage detector	_	_	25	_	mV
		VUVDVC[1:0] = 00(rising edge)	_	0.975	_	
V.	Analog voltage	VUVDVC[1:0] = 00(falling edge)	_	0.95	_	
V _{UVD}	detector for V _{1.1V} under level selection	VUVDVC[1:0] = 01(rising edge)	_	0.875	_	V
		VUVDVC[1:0] = 01(falling edge)		0.85	_	



Symbol	Description	Conditions	Min	Тур	Max	Unit
		VUVDVC[1:0] = 10(rising edge)	_	0.775	_	
		VUVDVC[1:0] = 10(falling edge)	_	0.75	_	
		VUVDVC[1:0] = 11(rising edge)	_	0.675	_	
		VUVDVC[1:0] = 11(falling edge)	_	0.65	_	
V _{hyst_UVD}	Hysteresis of V _{1.1V} voltage under detector	_	_	25	_	mV

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.8. Voltage reference buffer characteristics

Table 4-17. Voltage reference buffer characteristics⁽¹⁾

Symbol	Parameter	Condit	tions	Min	Тур	Max	Unit
		Named	VREFS = 00	2.4	3.3	3.6	
		Normal mode, V _{DDA} =3.3V	VREFS = 01	2.8	3.3	3.6	
W	Cumply voltage	VDDA-3.3V	VREFS = 10	3.135	3.3	3.6	
V_{DDA}	Supply voltage	Dograded	VREFS = 00	1.65	_	2.4	
		Degraded mode ⁽⁴⁾	VREFS = 01	1.65	_	2.8	
		mode	VREFS = 10	1.65	_	3.135	
		Normal mode, at					
		3.3V, -40~105°C	VREFS = 01	TBD ⁽²⁾	2.5 ⁽³⁾	TBD ⁽²⁾	V
		for grade 7	VKEFS - 01	IBD\/	2.5 (0)	ו וויים	
		devices					_
V _{REFBUF_OUT}	Voltage Reference	Normal mode, at				TBD ⁽²⁾	
A KELBOL_OOI	Buffer Output	3.3V, -40~125°C	VREFS = 01	TBD ⁽²⁾	2.5 ⁽³⁾		
		for grade 3	VICEI 5 - 01	I DD.	2.5	I DD.	
		devices					
		Degraded	VREFS = 01	V _{DDA} -	_	V _{DDA}	
		mode ⁽⁴⁾	VICEI O - OI	0.27	V DDA		
TRIM	Trim step resolution	_	•	_	0.11	0.13	%
CL	Load capacitor		-	0.5	1	1.5	μF
ESR	Equivalent Serial					2	Ω
LOIX	Resistor of CL						32
I _{LOAD}	Load current		-	_	_	6.5	mA
		CL=0.	5 μF	_	751	_	_
t _{START}	Start-up time	CL=1	μF	_	751	_	μs
		CL=1.5	5 μF	_	751	_	
	VREFBUF	ILOAD = 0 μA		_	29	34.2	
IDDA (V _{REFBUF})	consumption from	ILOAD = 5	500 μA	_	29	34.2	μA
	V_{DDA}	ILOAD =	4 mA		29	34.2	
Inrush ⁽⁵⁾	Control of maximum				12.6		mA
IINRUSH	DC current drive on		•		12.0		IIIA




Symbol	Parameter	Conditions		Min	Тур	Max	Unit
	VREFBUF_OUT during						
	startup phase						
D = *** (6)	l in a manufation	Iload = 5	00 μΑ	_	450	_	ppm
Regu _(LINE) ⁽⁶⁾	Line regulation	Iload =	Iload = 4 mA		480	_	//
Dogue	Lood regulation	500 μA ≤ ILOAD ≤	Normalmada		24	<u> </u>	ppm
Regu _(LOAD)	Load regulation Normal mode	Normal mode	_	24	_	/ mA	
т	Tomporature drift	−40 °C < TJ	√ 112E °C			60 ⁽⁷⁾	ppm
T _{COEFF}	Temperature drift	-40 C < 13	< +135 C	_	_	60(1)	/°C
DCDD	Power supply	DC	_	_	60	_	٩D
PSRR	rejection	100kHz	_	_	45	_	dB

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.
- (3) Value guaranteed by sample, not 100% tested in production.
- (4) In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which follows (VDDA drop voltage).
- (5) To correctly control V_{REFBUF} inrush current during start-up phase and scaling change, the V_{DDA} voltage should be in the range (2.4 V to 3.6 V) for VREFS = 00, (2.8V to 3.6 V) for VREFS = 01, (3.135V to 3.6 V) for VREFS = 1X.
- (6) Line regulation is given for overall supply variation, in normal mode.
- (7) The value represents the total VRREFBUF combined temperature drift caused by all modules, with the temperature drift caused by VREFBUF being 15 ppm / °C.

4.9. External clock characteristics

Figure 4-3. Internal structure diagram of OSCIN and OSCOUT pin



It is strongly recommended to meature the oscillation allowance (negative resistance) in the final target system (layout) to determine which load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

Table 4-18. High speed external clock (HXTAL) generated from a crystal/ceramic



characteristics(1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
f _{HXTAL}	Crystal or ceramic frequency	1.71 V ≤ V _{DD} ≤ 3.6 V	4	8	48	MHz
R _F	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
C _{HXTAL} ⁽²⁾	Recommended load capacitance on OSCIN and OSCOUT	_	_	20	30	pF
Ducy _(HXTAL)	Crystal or ceramic duty cycle	_	30	50	70	%
g _m (3)	Oscillator transconductance	Startup	_	30	_	mA/V
IDDHXTAL	Crystal or ceramic operating current	$V_{DD} = 3.3 \text{ V}$ $Rm=30 \Omega, CL=10 \text{ pF},$ $f_{HCLK} = f_{IRC8M} = 8 \text{ MHz}$	_	0.55	_	mA
tstart(hxtal)	Crystal or ceramic startup time	$V_{DD} = 3.3 \text{ V},$ $f_{HCLK} = f_{IRC8M} = 8 \text{ MHz}$	_	2	_	ms

- (1) Value guaranteed by design, not 100% tested in production.
- (2) $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (3) More details about g_m could be found in AN052 GD32 MCU Resonator-Based Clock Circuits.

Table 4-19. High speed external clock characteristics (HXTAL in bypass mode) (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
f	External clock source or	$1.71 \text{ V} \le \text{V}_{DD} \le 3.6$	1		50	MHz
f _{HXTAL_ext}	oscillator frequency	V	'	_	50 V _{DD} 0.3 V _{DD}	IVITZ
V _{HXTALH}	OSCIN input pin high level		0.7 V _{DD}		V	٧
VHXIALH	voltage	V _{DD} = 3.3 V	טנו אינט	_	V DD	V
V	OSCIN input pin low level	V DD - 3.3 V	V_{SS}		031/	V
V _{HXTALL}	voltage		VSS	_	0.5 VDD	V
t _{H/L(HXTAL)}	OSCIN high or low time	_	5	_	_	ns
t _{R/F(HXTAL)}	OSCIN rise or fall time	_		_	10	ns
Cin	OSCIN input capacitance	_		5	_	pF
Ducy _(HXTAL)	Duty cycle	_	40	_	60	%

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Figure 4-4. High-speed external clock source AC timing diagram




Table 4-20. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
f	Crystal or ceramic	\/ - 2 2 \/		32.768		kHz
TLXTAL	frequency	$V_{DD} = 3.3 \text{ V}$	_	32.700	_	KIIZ



Symbol	Description	Conditions	Min	Тур	Max	Unit
	Recommended matching					
C _{LXTAL} ⁽²⁾	capacitance on OSC32IN	_	_	10	_	pF
	and OSC32OUT				- 70 -	
Ducy _(LXTAL)	Crystal or ceramic duty cycle	_	30		70	%
	Ossillatan	Low driving capability		5.8		
$g_{m}^{(3)}$	Oscillator transconductance	Medium driving capability	_	9.1	_	μΑ/V
	transconductance	Higher driving capability		12	70 —	
	Converted an accommis	LXTALDRI[1:0] = 01		500	70 — — — — — —	
I _{DDLXTAL}	Crystal or ceramic	LXTALDRI[1:0] = 10	_	670	_	nA
	operating current	LXTALDRI[1:0] = 11	_	790	_	
tstart(lxtal)	Crystal or ceramic startup time	_		2	_	s

- (1) Value guaranteed by design, not 100% tested in production.
- (2) $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (3) More details about g_m could be found in AN052 GD32 MCU Resonator-Based Clock Circuits.

Table 4-21. Low speed external user clock characteristics (LXTAL in bypass mode) (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
form.	External clock source or	V _{DD} = 3.3 V		32.768	1000	kHz
f _{LXTAL_ext}	oscillator frequency	V – 3.3 V		32.700	1000	KΠZ
V	OSC32IN input pin high level		0.7 Vpp		V _{DD}	
VLXTALH	voltage		U.7 VDD		VDD	V
VLXTALL	OSC32IN input pin low level		Vss		0.3 V _{DD}	V
VLXTALL	voltage		VSS		0.3 VDD	
t _{H/L(LXTAL)}	OSC32IN high or low time	_	450		_	20
t _{R/F(LXTAL)}	OSC32IN rise or fall time	_	_	_	50	ns
Cin	OSC32IN input capacitance	_	_	5	_	pF
Ducy _(LXTAL)	Duty cycle		30	50	70	%

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Figure 4-5. Low-speed external clock source AC timing diagram







Figure 4-6. Recommended external OSCIN and OSCOUT pins circuit for crystal



4.10. Internal clock characteristics

Table 4-22. High speed internal clock (IRC8M) characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Тур	Max	Unit
firc8M	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		8		MHz
	IDCOM cocillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +105 \text{ °C for}$ grade 7 devices	TBD ⁽²⁾	_	TBD ⁽²⁾	%
Drift _{IRC8M}	IRC8M oscillator Frequency drift, Factory- trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +125 \text{ °C for}$ grade 3 devices	TBD ⁽²⁾	_	TBD ⁽²⁾	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 25 \text{ °C}$	TBD ⁽²⁾	_	TBD ⁽²⁾	%
	IRC8M oscillator Frequency drift, User trimming step ⁽¹⁾	_	_	0.3	_	
Ducy _{IRC8M}	IRC8M oscillator duty cycle	V _{DD} = V _{DDA} = 3.3 V	45	50	55	
A (IDCOM)	IRC8M oscillator	T _A = 0 to 105 °C for grade 7 devices	TBD ⁽²⁾	_	TBD ⁽²⁾	%
Δ _{Temp} (IRC8M)	frequency drift over temperature	T _A = 0 to 125 °C for grade 3 devices	TBD ⁽²⁾	_	TBD ⁽²⁾	
Δ _{VDD} (IRC8M)	IRC8M oscillator frequency drift over V _{DD}	V _{DD} =1.71 V to 3.6 V	TBD ⁽²⁾	_	TBD ⁽²⁾	
Idda(IRC8M)	IRC8M oscillator operating current	V _{DD} = V _{DDA} = 3.3 V	36	70	85	μΑ
tstart(IRC8M)	IRC8M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	1.1	1.2	1.7	
t _{stab} (IRC8M)	IRC8M oscillator stabilization time	V _{DD} = V _{DDA} = 3.3 V	_	1.2	1.7	μs

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by characterization, not 100% tested in production.



Table 4-23. Low speed internal clock (IRC32K) characteristics

Symbol	Description	Conditions	Min	Тур	Max	Unit
f _{IRC32K} ⁽²⁾	Laur Craad Intornal	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 25 \text{ °C}$	TBD	32.0	TBD	
	Low Speed Internal oscillator (IRC32K)	T _A = -40 to 105 °C for grade 7 devices	TBD	_	TBD	kHz
	frequency	T _A = -40 to 125 °C for grade 3 devices	TBD	l	TBD	
I _{DDAIRC32K} ⁽¹⁾	IRC32K oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 180 \text{ MHz}$	_	0.33		μA
tstart(IRC32K) ⁽¹⁾	IRC32K oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 180 \text{ MHz}$	_	34	_	μs
t _{STAB(IRC32K)} (1)	IRC32K oscillator stabilization time	5% of final frequency	_	32	87	μs

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.11. PLL characteristics

Table 4-24. PLL characteristics(1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
V_{DD}	PLL supply voltage of HV	_	1.71	3.3	3.6	٧
f _{PLL_IN} ⁽²⁾	PLL input clock frequency	_	2.66	_	16	MHz
f _{PLL_OUT}	PLL output clock frequency	_	96	_	480	MHz
fvco_out	PLL VCO output clock frequency	_	96	_	480	MHz
f _{PLL_OUT_duty}	Dutycycle PLL output clock		45		55	%
cycle	frequency	_	45		55	70
tLOCK	PLL lock time			_	400	μs
Jitter ⁽²⁾	RMS cycle-to-cycle Jitter	PLL VCO clock 300 MHz	_	20.2	_	no
Jiller	RMS period Jitter	TELL VOO CIOCK 300 MINZ		15.1		ps
1	Current concumption on V	PLL VCO clock 480 MHz — 570 —				
I _{DD}	Current consumption on V _{DD}	PLL VCO clock 96 MHz	_	182	_	μΑ

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by characterization, not 100% tested in production.

⁽²⁾ The input reference clock frequency of the pre divided PLL.



4.12. Memory characteristics

Table 4-25. Flash memory characteristics (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
1	Max supply current from V _{DD}	Erasing	_	_	4.8	mA
I _{DD(FLASH)}	during FLASH operation	Programming	_	_	3.8	IIIA
	Number of guaranteed					
PEcyc	program /erase cycles before	_	100	_		kcycles
	failure (Endurance)					
t _{RET}	Data retention time	_	10	_		years
tprog	64-bit programming time	_	_	80	_	μs
t	One page (2 Kbytes)			20		
tprog_page	programming time	Normal programming	_	20		
+	One bank (256 Kbyte)	Normal programming		2621		m.
t _{PROG_BANK}	programming time	Normal programming	_	2021		ms
terase	Page erase time	_	1	_	20	
tmerase	Mass erase time	_	_	_	20	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.13. NRST pin characteristics

Table 4-26. NRST pin characteristics⁽¹⁾

Symbol	Description	Conditions	Min	Тур	Max	Unit
$V_{\text{IL}(\text{NRST})}$	NRST Input low level voltage		_		0.3 V _{DD}	V
V _{IH(NRST)}	NRST Input high level voltage		0.7 V _{DD}		_	
		$V_{DD} = V_{DDA} = 1.71 \text{ V}$	_	383	_	
V _{hyst}	Schmidt trigger Voltage hysteresis	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		540		mV
		$V_{DD} = V_{DDA} = 3.6 \text{ V}$		570		
t _{NRST_F}	Generated filtered reset pulse duration	_			100	
tnrst_nf	Generated not filtered reset pulse duration	_	350	_	ı	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.






Figure 4-7. Recommended external NRST pin circuit⁽¹⁾

(1) Unless the voltage on NRST pin go below $V_{\text{IL}(NRST)}$ level, the device would not generate a reliable reset.

4.14. GPIO current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below VSS or above VDD (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures. The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 4-27. GPIO current injection susceptibility⁽¹⁾

			Functional s	usceptibility	
Symbol		Description		Positive injection	Unit
		Input current on 5V tolerant pin	-5	NA	
l _{INJ} ⁽¹⁾	Injected current on pin	Input current on other I/O(Except BOOT0)	-5	0	mA
		ВООТ0	0	NA	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.



4.15. **GPIO** characteristics

More details about GPIO could be found in <u>AN092 GD32 MCU GPIO structure and precautions</u>.

Table 4-28. I/O static characteristics

Symbol	Descripti	on	Conditions	Min	Тур	Max	Unit
	Standard IO Low	level input	$1.71 \text{ V} \leq \text{V}_{DD} = \text{V}_{DDA}$			0.39 V _{DD} -	V
$V_{IL}^{(1)}$	voltage	•	≤ 3.6 V			0.06	V
VIL()	5V-tolerant IO L	ow level	$1.71 \text{ V} \leq \text{V}_{\text{DD}} = \text{V}_{\text{DDA}}$			0.39 V _{DD} -	V
	input volta	age	≤ 3.6 V		_	0.06	V
	Standard IO Hi	gh level	$1.71 \text{ V} \leq \text{V}_{\text{DD}} = \text{V}_{\text{DDA}}$	0.49 V _{DD} +			V
$V_{IH}^{(1)}$	input volta	age	≤ 3.6 V	0.26	_		V
VIH.	5V-tolerant IO F	ligh level	$1.71 \text{ V} \leq \text{V}_{\text{DD}} = \text{V}_{\text{DDA}}$	0.49 V _{DD} +			V
	input volta	age	≤ 3.6 V	0.26	_	_	V
V _{HYS} ⁽¹⁾	lanut hyoto	racia	$1.71 \text{ V} \leq \text{V}_{\text{DD}} = \text{V}_{\text{DDA}}$		510		mV
VHYS	Input hyste	16212	≤ 3.6 V	_	310	_	IIIV
	Standard IO inpu	ıt leakage	Vss ≤ Vin ≤ Vdd			TBD	
I _{LEAK} (2)	current		VSS \(\text{VIN} \(\text{VDD} \)	_		טפו	nA
ILEAK /	5V-tolerant IC) input	V _{IN} = 5 V			TBD	IIA
	leakage cu	rrent	VIN – S V		_	טטו	
R _{PU} ⁽¹⁾	Internal pull-up	All pins			40		kΩ
INPU [*] /	resistor	All pills			40		K12
R _{PD} ⁽¹⁾	Internal pull-	All pins			40		kΩ
LAD, /	down resistor	All pills	_		40		N32
C _{IO} ⁽¹⁾	I/O pin capac	itance	I/O pin capacitance	_	5	_	pF

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-29. Output voltage characteristics for all I/Os except PC13, PC14, PC15 (3)

Symbol	Description	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Unit
	Low level output	$V_{DD} = 1.71 \text{ V}$	TBD	0.10	TBD	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	TBD	0.06	TBD	
VoL	$(I_{IO} = +1 \text{ mA})$	V _{DD} = 3.6 V	TBD	0.06	TBD	V
(IO_speed = 12MHz)	Low level output	V _{DD} = 1.71 V	TBD	0.51	TBD	V
	voltage for an IO Pin	V _{DD} = 3.3 V	TBD	0.25	TBD	
	$(I_{IO} = +4 \text{ mA})$	V _{DD} = 3.6 V	TBD	0.25	TBD	
	High level output	V _{DD} = 1.71 V	TBD	1.58	TBD	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	TBD	3.23	TBD	
Vон	$(I_{IO} = +1 \text{ mA})$	V _{DD} = 3.6 V	TBD	3.53	TBD	V
(IO_speed = 12MHz)	High level output	V _{DD} = 1.71 V	TBD	0.96	TBD]
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	TBD	2.99	TBD	
	$(I_{IO} = +4 \text{ mA})$	V _{DD} = 3.6 V	TBD	3.31	TBD	
Vol	High level output	V _{DD} = 1.71 V	TBD	0.17	TBD	V

⁽²⁾ Value guaranteed by characterization, not 100% tested in production.



Symbol	Description	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Unit
(IO_speed = 60MHz)	voltage for an IO Pin	V _{DD} = 3.3 V	TBD	0.11	TBD	
	(I _{IO} = +4 mA)	V _{DD} = 3.6 V	TBD	0.10	TBD	
	High level output	V _{DD} = 1.71 V	TBD	0.38	TBD	
	voltage for an IO Pin	V _{DD} = 3.3 V	TBD	0.21	TBD	
	(I _{IO} = +8 mA)	V _{DD} = 3.6 V	TBD	0.21	TBD	
	High level output	V _{DD} = 3.3 V	TBD	0.41	TBD	
	voltage for an IO Pin (I _{IO} = +15 mA)	V _{DD} = 3.6 V	TBD	0.40	TBD	
	High level output	V _{DD} = 1.71 V	TBD	1.49	TBD	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	TBD	3.18	TBD	
	(I _{IO} = +4 mA)	V _{DD} = 3.6 V	TBD	3.48	TBD	
V	High level output	V _{DD} = 1.71 V	TBD	1.19	TBD	
VoH	voltage for an IO Pin	V _{DD} = 3.3 V	TBD	3.04	TBD	٧
(IO_speed = 60MHz)	(I _{IO} = +8 mA)	V _{DD} = 3.6 V	TBD	3.36	TBD	
	High level output	V _{DD} = 3.3 V	TBD	2.80	TBD	
	voltage for an IO Pin (I _{IO} = +15 mA)	V _{DD} = 3.6 V	TBD	3.12	TBD	
	Low level output	V _{DD} = 1.71 V	TBD	0.12	TBD	
	voltage for an IO Pin	V _{DD} = 3.3 V	TBD	0.08	TBD	
	(I _{IO} = +4 mA)	V _{DD} = 3.6 V	TBD	0.08	TBD	
V	Low level output	V _{DD} = 1.71 V	TBD	0.26	TBD	
Vol.	voltage for an IO Pin	V _{DD} = 3.3 V	TBD	0.16	TBD	٧
(IO_speed = 85MHz)	(I _{IO} = +8 mA)	V _{DD} = 3.6 V	TBD	0.15	TBD	
	Low level output	V _{DD} = 3.3 V	TBD	0.30	TBD	
	voltage for an IO Pin (I _{IO} = +15 mA)	V _{DD} = 3.6 V	TBD	0.29	TBD	
	High level output	V _{DD} = 1.71 V	TBD	1.55	TBD	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	TBD	3.21	TBD	
	(I _{IO} = +4 mA)	V _{DD} = 3.6 V	TBD	3.51	TBD	
Vон	High level output	V _{DD} = 1.71 V	TBD	1.37	TBD	
(IO speed = 85MHz)	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	TBD	3.12	TBD	٧
(10_speed = 031/1112)	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	TBD	3.42	TBD	
	High level output	V _{DD} = 3.3 V	TBD	2.94	TBD	
	voltage for an IO Pin (I _{IO} = +15 mA)	V _{DD} = 3.6 V	TBD	3.26	TBD	
	High level output	V _{DD} = 1.71 V	TBD	0.18	TBD	
	voltage for an IO Pin	V _{DD} = 3.3 V	TBD	0.11	TBD	
V _{OL}	(I _{IO} = +8 mA)	V _{DD} = 3.6 V	TBD	0.11	TBD	
(IO_speed =	High level output	V _{DD} = 1.71 V	TBD	0.23	TBD	٧
100/220MHz)	voltage for an IO Pin	V _{DD} = 3.3 V	TBD	0.14	TBD	
	(I _{IO} = +10 mA)	V _{DD} = 3.6 V	TBD	0.14	TBD	
	High level output	V _{DD} = 3.3 V	TBD	0.29	TBD	



Symbol	Description	Conditions	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Unit
	voltage for an IO Pin	V _{DD} = 3.6 V	TBD	0.28	TBD	
	(I _{IO} = +20 mA)	VDD = 3.0 V	IDD	0.20	IBD	
	High level output	$V_{DD} = 1.71 \text{ V}$	TBD	1.48	TBD	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	TBD	3.17	TBD	
	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	TBD	3.47	TBD	
Vон	High level output	V _{DD} = 1.71 V	TBD	1.41	TBD	
(IO_speed =	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	TBD	3.13	TBD	
100/220MHz)	$(I_{IO} = +10 \text{ mA})$	V _{DD} = 3.6 V	TBD	3.44	TBD	
	High level output	V _{DD} = 3.3 V	TBD	2.95	TBD	
	voltage for an IO Pin	V - 2.6.V	TBD	3.27	TBD	
	(I _{IO} = +20 mA)	$V_{DD} = 3.6 \text{ V}$	טפו	3.21	עמו ן	

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by sample, not 100% tested in production.
- (3) All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current (typical source capability:3 mA shared between these IOs, but sink capability is same as other IO), the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode (maximum load: 30 pF).

Table 4-30. I/O port AC characteristics(1)(2)(3)

Speed	Symbol	Description	Conditions	Min	Тур	Max	Unit
			$2.5 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$		_	6.2	
		Output high to low	$1.71 \le V_{DD} \le 2.5 \text{ V, } C_L = 10 \text{ pF}$	_	_	9.7	
00	1 /1	level fall time and	$2.5 \le V_{DD} \le 3.6 \text{ V, } C_L = 30 \text{ pF}$	_	_	14.1	
00	t _R /t _F	output low to high	$1.71 \le V_{DD} \le 2.5 \text{ V}, C_L = 30 \text{ pF}$	_	_	21.7	ns
		level rise time	$2.5 \le V_{DD} \le 3.6 \text{ V, } C_L = 50 \text{ pF}$	_	_	22	
			$1.71 \le V_{DD} \le 2.5 \text{ V}, C_L = 50 \text{ pF}$	_	_	34	
			2.5 ≤ V _{DD} ≤ 3.6 V, C _L = 10 pF	_	_	2.6	
		Output high to low	1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 10 pF		_	4.2	
0.4		level fall time and	$2.5 \le V_{DD} \le 3.6 \text{ V, } C_L = 30 \text{ pF}$	_	_	5.6	
01	t _R /t _F	output low to high	1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 30 pF		_	9.1	ns
		level rise time	$2.5 \le V_{DD} \le 3.6 \text{ V, } C_L = 50 \text{ pF}$	_	_	8.5	
			1.71 ≤ V _{DD} ≤ 2.5 V, C _L = 50 pF		_	13.9	
			$2.5 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$		_	2.0	
		Output high to low	$1.71 \le V_{DD} \le 2.5 \text{ V, } C_L = 10 \text{ pF}$	_	_	3.3	
10	+_/+_	level fall time and	$2.5 \le V_{DD} \le 3.6 \text{ V, } C_L = 30 \text{ pF}$		_	4.0	no
10	t _R /t _F	output low to high	$1.71 \le V_{DD} \le 2.5 \text{ V, } C_L = 30 \text{ pF}$	١	_	6.6	ns
		level rise time	$2.5 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	_	_	6.3	
			$1.71 \le V_{DD} \le 2.5 \text{ V}, C_L = 50 \text{ pF}$	_	_	10.0	
		Output high to low	$2.5 \le V_{DD} \le 3.6 \text{ V, } C_L = 10 \text{ pF}$	_	_	1.5	
		level fall time and	$1.71 \le V_{DD} \le 2.5 \text{ V, } C_L = 10 \text{ pF}$	_	_	2.5	
11	t _R /t _F	output low to high	$2.5 \le V_{DD} \le 3.6 \text{ V, } C_L = 30 \text{ pF}$	_	_	2.9	ns
		level rise time	$1.71 \le V_{DD} \le 2.5 \text{ V}, C_L = 30 \text{ pF}$	_	_	4.8	
			$2.5 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	_	_	4.4	



Speed	Symbol	Description	Conditions	Min	Тур	Max	Unit
			$1.71 \le V_{DD} \le 2.5 \text{ V}, C_L = 50 \text{ pF}$		_	7.2	

- (1) The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.
- (2) Value guaranteed by design, not 100% tested in production.
- (3) The data is for reference only, and the specific values are related to PCB Layout.

4.16. High-precision temperature sensor characteristics

Table 4-31. High-precision temperature sensor characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V ₂₅	Uncalibrated Offset	T _J = 25 °C		1012		mV
Eoff	Uncalibrated Offset Error	T _J = 25 °C		±4.2		mV
Avg_Slope	Average slope			3.2		mV/°C
Ем	Slope Error	_	_	35	_	μV/°C
LIN	Linearity	T _J = -40 °C to 135 °C	_	1.6	_	°C
t _{s_temp}	ADC sampling time when reading the temperature	_	10	_	_	μs
ton	Turn-on Time	$f_{ADC} = 5 \text{ MHz},$ $t_{s_temp} = 10 \mu \text{s}$	_	37.8	_	μs
ETOT ⁽²⁾⁽³⁾⁽⁴⁾	Temp Sensor Error Using Typical Slope and Factory-Calibrated Offset	T _J = -40 °C to 135 °C		-3 ~ 4		°C

- (1) Value guaranteed by design, not 100% tested in production.
- (2) The error is the average result of 100 times and represents the chip junction temperature error. The chip self-heating shall be considered when testing ambient temperature
- (3) The error caused by ADC conversion and provided temperature calculation formula is not included.
- (4) Note: ADC2 clock should not be configured greater than 5MHz and the sampling time should greater than ts_temp when use the high precision temperature sensor by ADC conversion.

Table 4-32. High-precision temperature sensor calibration values

Symbol	Parameter	Memory address
	High-precision temperature sensor raw	
HPTS_CAL	data acquired value at 25°C, V_{DD} = V_{DDA}	0x1FFFB3D8-0x1FFFB3D9
	=V _{REFP} = 3.3 V	

4.17. Temperature sensor characteristics

Table 4-33. Temperature sensor characteristics(1)

Symbol	Description	Min	Тур	Max	Unit
T∟	VSENSE linearity with temperature		±5	-	°C
Avg_Slope	Average slope	_	3.99	_	mV/°C
V ₂₅	Voltage at 25 °C	_	1.25	_	V
ts_temp(2)	ADC sampling time when reading the temperature	_	17.1	_	μs



Symbol	Description	Min	Тур	Max	Unit
t _{START-RUN}	Start-up time in Run mode (start-up of buffer)	_	5	8	
tstart_cont ⁽³⁾	Start-up time when entering in continuous mode	_	5	8	
1	Temperature sensor consumption from VDD, when		0	11	
IDD(TS)	selected by ADC	_	8	11	uA

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Shortest sampling time can be determined in the application by multiple iterations.
- (3) Continuous mode means RUN mode or Temperature Sensor ON.

Table 4-34. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS CAL1	Temperature sensor raw data acquired	0x1FFFB3F8-0x1FFFB3F9
15_CALI	value at 25 °C, V_{DD} = V_{DDA} = V_{REFP} = 3.3V	UXTEFFB3F6-UXTEFFB3F9

4.18. ADC characteristics

Table 4-35. ADC characteristics(1)

Symbol	Description	Conditions	Min	Тур	Max	Unit	
V _{DDA}	Operating voltage	_	1.71	3.3	3.6	V	
V _{IN}	ADC input voltage range	_	0	_	V_{REFP}	V	
V (2)	Danitina Dafanana Valtana	V _{DDA} > 2.4 V	2	_	V_{DDA}	V	
V _{REFP} ⁽²⁾	Positive Reference Voltage	V _{DDA} < 2.4 V		V_{DDA}		V	
V _{REFN}	Negative Reference Voltage	_	_	Vssa	_	V	
f	ADC clock	V _{DDA} = 1.71 V to 2.4 V	0.1	_	50	MHz	
f _{ADC}	ADC Clock	V _{DDA} = 2.4 V to 3.6 V	0.1	_	80	MHz	
		12-bit	_	_	5.33		
	Comming water	10-bit	_	_	6.15	MODO	
fs	Sampling rate	8-bit	_	_	7.27	MSPS	
		6-bit	_	_	8.89		
V _{AIN}	Analog input voltage	42 external; 15 internal	0	_	V _{REFP}	V	
R _{AIN}	External input impedance	See Equation 1	_	_	70.09	kΩ	
Radc	Input sampling switch resistance	_	_	_	0.8	kΩ	
CADC	Input sampling capacitance	No pin/pad capacitance included	_	_	2.87	pF	
tcal	Calibration time	f _{ADC} = 80 MHz	_	902	_	1/ f _{ADC}	
ts	Sampling time	f _{ADC} = 80 MHz	2.5	_	640.5	1/ f _{ADC}	
	T	12-bit	_	12.5	_		
	Total conversion	10-bit	_	10.5	_	1/	
tconv	time(including sampling	8-bit	_	8.5	_	f _{ADC}	
	time)	6-bit	_	6.5	_		
t _{SU}	Startup time	_	_	_	1	μs	
I _{DDA_D} (ADC)	ADC consumption on V _{DDA}	f _{ADC} = 80 MHz	_	1480.5	_	μΑ	



Symbol	Description	Conditions	Min	Тур	Max	Unit
	and V _{REF} , Differential mode					
	ADC consumption on V _{DDA}			1152.4	_	
IDDA_SE (ADC)	and V _{REF} , Single-ended	$f_{ADC} = 80 \text{ MHz}$	_			μΑ
	mode					
I _{DD (ADC)}	ADC consumption on V _{DD}			24		μA/M
	per f _{ADC}	_	_	<u> </u>	_	Hz

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Equation 1:

$$R_{AIN} \; max \; formula \; R_{AIN} {<} \frac{T_s}{f_{ADC}{^*}C_{ADC}{^*}ln \, (2^{N+2})} {^*} R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-36. ADC R_{AIN} max for f_{ADC} = 80 MHz (12-bit ADC) (1)

Reslolution	T _s (cycles)	t _s (μs) ⁽²⁾	R _{AIN max} (kΩ) ⁽³⁾
	2.5	0.03125	-
	6.5	0.08125	0.26
	12.5	0.15625	1.24
40 hita	24.5	0.30625	3.21
12 bits	47.5	0.59375	6.97
	92.5	1.15625	14.33
	247.5	3.09375	39.70
	640.5	8.00625	-
	2.5	0.03125	-
	6.5	0.08125	0.44
	12.5	0.15625	1.58
40 5 %	24.5	0.30625	3.87
10 bits	47.5	0.59375	8.27
	92.5	1.15625	16.86
	247.5	3.09375	46.46
	640.5	8.00625	-
	2.5	0.03125	-
	6.5	0.08125	0.68
	12.5	0.15625	2.06
0 6:40	24.5	0.30625	4.81
8 bits	47.5	0.59375	10.08
	92.5	1.15625	20.39
	247.5	3.09375	55.91
	640.5	8.00625	-
	2.5	0.03125	-
6 bits	6.5	0.08125	1.06
	12.5	0.15625	2.78

⁽²⁾ V_{REFP} should always be equal to or less than V_{DDA} , especially during power up.



Reslolution	T _s (cycles)	t _s (μs) ⁽²⁾	R _{AIN max} (kΩ) ⁽³⁾
	24.5	0.30625	6.21
	47.5	0.59375	12.80
	92.5	1.15625	25.69
	247.5	3.09375	70.09
	640.5	8.00625	-

- (1) Value guaranteed by design, not 100% tested in production.
- (2) For channels of internal temperature sensor (V_{SENSE}) and internal reference voltage (V_{REFINT}), sampling time not less than 17.1us will be recommended.
- (3) Extra internal capacitors (such as pin capacitors, etc.) need to be considered when calculating the actual R_{AIN} . Here we take 5 pF for the extra internal capacitance, $C_{ADC} = 2.87pF + 5pF = 7.87pF$.

Table 4-37. Internal reference voltage calibration values

Symbol	Test conditions	Memory address
$V_{REFINT}^{(1)}$	$V_{DD} = V_{DDA} = V_{REFP} = 3.3 \text{ V}$, Temperature = 25 °C	0x1FFFB3FC-0x1FFFB3FD

⁽¹⁾ V_{REFINT} is internally connected to the ADC_IN19 input channel.

Table 4-38. 12-bit ADC accuracy

Symbol	Parameter	Test conditions	Typ ⁽¹⁾⁽³⁾	Max ⁽²⁾	Unit
EO	Offset error	Single ended	±1	TBD	
EO	Oliset error	Differential	±1	TBD	
DNL	Differential linearity	Single ended	±1	TBD	LSB
DINL	error	Differential	±1	TBD	LOD
INL	Integral linearity error	Single ended	±1	TBD	
IINL	Integral linearity error	Differential	±1	TBD	
ENOB	Effective number of bits	Single ended	11.0	_	Bits
ENOB	Ellective number of bits	Differential	11.3	_	DIIS
SNDR	Signal-to-noise and	Single ended	68.0		
SNDK	distortion ratio	Differential	69.8		
SNR	Signal to poigo ratio	Single ended	68.1	_	dB
SINK	Signal-to-noise ratio	Differential	70.4	_	uБ
THD	Total harmonic	Single ended	-78.5		
וחט	distortion	Differential	-79.7		

- (1) Value guaranteed by sample, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.
- (3) The data comes from LQFP 128 package, ADC0, using internal VREF.



Figure 4-8. Differential linearity error





Figure 4-9. Integral linearity error





4.19. Temperature and V_{BAT} monitoring

Table 4-39. VBAT monitoring characteristics⁽¹⁾

Symbol	Description	Min	Тур	Max	Unit
R	Resistor bridge for VBAT		50	_	kΩ
Q	Ratio on VBAT measurement	_	1/3	_	_
Er	Error on Q	-5	_	5	%
tsample(vbat)	ADC sampling time when reading VBAT input	17.1	_	_	μs
V _{BAT(high)} High supply monitoring		_	3.56	_	V
V _{BAT(low)}	Low supply monitoring	_	1.36	_	V

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-40. V_{BAT} charging characteristics

Symbol	Description	Conditions	Min	Тур	Max	Unit
R _{BC}	D 11 1 1 1 1 1	VCRSEL = 0	_	5	_	24
	Battery charging resistor	VCRSEL = 1	_	1.5	_	kΩ

Table 4-41. Temperature monitoring characteristics

Symbol	Description		Тур	Max	Unit
TEMPhigh	IP _{high} High temperature monitoring		120	_	°C
TEMPlow	Low temperature monitoring	_	-28	_	

4.20. DAC characteristics

Table 4-42. 1MSPS DAC characteristics(1)

Symbol	Description	Cond	itions	Min	Тур	Max	Unit
		DAC output buffer OFF,					
V _{DDA}	Operating voltage	DAC_OUT Pin	not connected	1.71	3.3	3.6	V
V DDA	Operating voltage	(internal con	nection only)		3.3	3.0	V
		Other	modes	1.80			
		DAC output	buffer OFF,				
VREFP	Positivo Poforonos Voltago	DAC_OUT Pin	not connected	1.71		V _{DDA}	V
VREFP	Positive Reference Voltage	(internal connection only)				V DDA	V
		Other modes		1.80			
V _{REFN}	Negative Reference Voltage	_	_	_	Vssa	_	V
			Connected to	5			kΩ
RLOAD	Load resistance	Resistive load	VSSA	3			K12
KLOAD	Load resistance	with buffer ON	Connected to	5			kΩ
			VDDA	3			K12
Ro	Impodonos sutnut	Impedance out	Impedance output with buffer			15	kΩ
Ku	Impedance output	OFF				15	K12
R _{BON}	Output impedance sample and	DAC outpu	t huffor ON			3.5	kΩ
LABON	hold mode, output buffer ON	DAC odipu	t bullet ON			3.3	K77



Symbol	Description	Conditions	Conditions		Тур	Max	Unit
R _{BOFF}	Output impedance sample and hold mode, output buffer OFF	DAC output buffe	er OFF	_	_	18	
CLOAD	Load capacitance	DAC output buff	er ON	_	_	50	pF
Сѕн	соац сарасцансе	Sample and Hold	d mode		0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output buff	er ON	0.2	_	V _{DDA} -	V
V DAC_OUT	Vollage on 27.0_001 output	DAC output buffe	DAC output buffer OFF		_	V _{REFP} - LSB	v
	Settling time (full scale: for a	Normal mode, DAC	±1 LSB	_	1.6	2.9	
	12-bit code transition between	output buffer ON,	±2 LSB	_	1.55	2.85	
4	the lowest and the highest	CL ≤ 50 pF,	±4 LSB	_	1.48	2.8	
tsettling	input codes when DAC_OUT reaches the final value of	RL≥5 kΩ	±8 LSB		1.4	2.75	μs
	±0.5LSB, ±1LSB, ±2LSB, ±4LSB, ±8LSB)	Normal mode, DA	•	_	2	3.5	
twakeup	Wakeup time from off state	Normal mode, DA	buffer OFF, ±1LSB CL=10 pF Normal mode, DAC output buffer ON, CL ≤ 50 pF, RL = 5		5	10	μs
	reached	Normal mode, DAC output buffer OFF, CL ≤ 10 pF		_	2	5	, ,,
PSRR	Power supply rejection ratio (to V _{DDA})	No R _{Load} , C _{LOAD} = 50 pF		-55	-80		dB
Update rate	Max frequency for a correct DAC_OUT change from code i to i±1LSBs	CLOAD≤50 pF, RLO	_{AD} ≥5 kΩ	_	_	4	MS/
	Sampling time in Sample and	MODE0[2:0] = 100 MODE1[2:0] = 10 (BUFFER O	00 / 101	_	1.1	1.4	
t _{SAMP}	Hold mode, C _L =100 nF (code transition between the lowest input code and the highest input code when DAC_OUT	MODE0[2:0] = 1 MODE1[2:0] = (BUFFER OF	110		9.5	11.1	ms
	reaches the ±1LSB final value)	MODE0[2:0] = 1 MODE1[2:0] = (INTERNAL BUFFI	111	_	2.2	3.9	μs
Clint	Internal sample and hold capacitor	_		5.2	7	8.8	pF
t _{TRIM}	Middle code offset trim time	Minimum time to verify the each code		50	_	_	μs
V _{offset}	Middle code offset for 1 trim	V _{REFP} = 3.6	V	_	1500	_	μV
v offset	code step	V _{REFP} = 1.8	V	_	750	_	μV
I _{DDA}	DAC current consumption in quiescent mode		oad, middle le (0x800)	_	340	_	uA




Symbol	Description	Cond	itions	Min	Тур	Max	Unit
			No load, worst		360		
			code (0xF1C)		300		
		DAC output	No load,				
		buffer OFF	middle/ worst	_	_	0.1	
		bullet OFF	code (0x800)				
		Sample and	Hold mode,	_	340*d		
		Сѕн=1	00 nF		ucy	_ _	
			No load, middle	_	95		
		DAC output	code (0x800)		00		
		buffer ON	No load, worst	_	130	_	uA
			code (0xF1C)		100		L u/ \
	DAC current consumption in	DAC output	No load, middle	_	85		
I_{DDVREFP}	quiescent mode	buffer OFF	code (0x800)		00		
	quiocociti modo	Sample and Ho	ld mode, Buffer	_	95*du	_	
		ON, Cs _H =100 n	F (middle code)		су		
		Sample and Ho	ld mode, Buffer		85*du		
		OFF, CsH=10	0 nF (middle	_	cy	_	
		co	de)		Су		

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Figure 4-10. 12-bit buffered /non-buffered DAC

Buffer ed/Non-buffered DAC



⁽¹⁾ The DAC integrates an output buffer to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the MODEx bit in the MDCR register.

Table 4-43. 1MSPS DAC accuracy(1)

Symbol	Parameter	Test condit	Min	Тур	Max	Unit	
DNL	Differential non	DAC output buffer ON			I	TBD	LSB
DINL	linearity	DAC output but	DAC output buffer OFF		I	TBD	LOB
INL	Integral non linearity	DAC output buffer ON			1	TBD	LSB
		DAC output buffer OFF		_	_	TBD	LOD
	Offset error at code 0x800	DAC autout buffer ON	V _{REFP} = 3.6 V	_	_	TBD	
Offset		DAC output buffer ON	V _{REFP} = 1.8 V	_	_	TBD	LSB
		DAC output buffer OFF		_	_	TBD	



Symbol	Parameter	Test condit	Min	Тур	Max	Unit	
OffsetCal	Offset error at code 0x800 after factory	DAC output buffer ON	V _{REFP} = 3.6 V	1		TBD	
	calibration		V _{REFP} = 1.8 V	_	_	TBD	
Coin	Cain annan	DAC output buffer ON			_	TBD	%
Gain	Gain error	DAC output buffer OFF			1	TBD	70

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

Table 4-44. 15MSPS DAC characteristics⁽¹⁾

Symbol	Description	Condition	ons	Min	Тур	Max	Unit
V_{DDA}	Operating voltage	_		1.71	3.3	3.6	V
V _{REFP}	Positive Reference Voltage	_		1.71	_	V_{DDA}	V
V _{REFN}	Negative Reference Voltage	_		_	Vssa	_	٧
V _{DAC_OUT}	Voltage on DAC_OUT output	_		0	_	V _{REFP} -	٧
	Settling time (full scale: for a		10% - 90%	_	16	18	
	12-bit code transition between	with one	5% - 95%	_	21	24	
t _{SETTLING}	the lowest and the highest	comparator on	1% - 99%	_	33	43	ns
	input codes when DAC_OUT	DAC output	32 LSB		38	59	
	reaches final value)		1 LSB	_	62	3.6 VDDA VREFP- LSB 18 24 43	
twakeup ⁽²⁾	Wakeup time from off state until the final value of ±1LSB is reached	Normal mode, (CL ≤ 10 pF	_	1	2	μs
PSRR	Power supply rejection ratio (to V _{DDA})	_		-95	-140	_	dB
tsamp	Sampling time in Sample and Hold mode, (code transition between the lowest input code and the highest input code when DAC_OUT reaches the ±1LSB final value)	_		_	0.5	1	μs
Clint	Internal sample and hold capacitor	_		_	5	6.25	pF
dV/dt (hold phase)	Voltage decay rate in Sample and hold mode, during hold phase	С _{SH} = 5 pF, Т,	₄ = 55°C	_	250000	_	μV/ ms
I _{DDA}	DAC current consumption in quiescent mode	No load, middle c	ode (0x800)	_	_	0.1	uA
IDDVREFP	DAC current consumption in quiescent mode	No load, middle c	ode (0x800)	_	660	_	uA

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ In buffered mode, the output can overshoot above the final value for low input code (starting from min value).



Table 4-45. 15MSPS DAC accuracy(1)

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
DNL	Differential non linearity ⁽²⁾	_	_	_	TBD	LCD
INL	Integral non linearity(3)	C _{LOAD} ≤ 50 pF, No R _{LOAD}	_	_	TBD	LSB

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Difference between two consecutive codes -1 LSB.
- (3) Difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 4095. Offset error is included.

4.21. CAN characteristics

Refer to <u>Table 4-28. I/O static characteristics</u> for more details on the input/output alternate function characteristics (CANTX and CANRX).

4.22. Comparators characteristics

Table 4-46. CMP characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V_{DDA}	Operating voltage	_	1.62	3.3	3.6	V		
V _{IN}	Input voltage range	_	0	_	V_{DDA}	V		
Vsc	Scaler offset voltage	_	_	3.3	10	mV		
Inna (coa) En	Scaler static consumption	CMPxBEN=0 (bridge disable)	_	200	3.6 V _{DDA}	^		
IDDA(SCALER)	from VDDA	CMPxBEN=1 (bridge enable)	_	800		nA		
tstart_scaler	Scaler startup time	_	_	_	60	μs		
	Propagation delay for							
t _D	200mV step with 100 mV	50pF load on output	_	35 ⁽²⁾	3.6 VDDA 10 226 930 60 2 436 15.1 30.4 46.0 62.1 78.9 96.6	ns		
	overdrive							
	Comparator startup time to							
VIN IN VSC SINGLER SCAN SCAN SCAN SCAN SCAN SCAN SCAN SCAN	reach propagation delay	_	_	_	2	μs		
	specification Static Current consumption from							
	Current consumption from	Static	_	433	3.3 3.6			
I _{DDA(CMP)}	V _{DDA}	With 50 kHz ±100 mV		302		uA		
	V DDA	overdrive square signal	_	392				
V	Offset error	Full VDDA voltage range, full		2 - 1	3.6 VDDA 10 226 930 60 2 436 15.1 30.4 46.0 62.1 78.9 96.6	mV		
V offset	Oliset error	temperature range		-3 ~ 4		IIIV		
		CMPxHST[2:0] = 000		0	10 226 930 60 — 2 436 — 436 — 15.1 30.4 46.0 62.1 78.9 96.6			
		CMPxHST[2:0] = 001	6.8	8.8	8.8 15.1			
		CMPxHST[2:0] = 010	13.6	17.6	30.4			
	l hyatana sia Maltana	CMPxHST[2:0] = 011	20.4	26.5	46.0			
Vhyst	Hysteresis Voltage	CMPxHST[2:0] = 100	25.7	35.5	62.1			
		CMPxHST[2:0] = 101	28.8	44.6	78.9			
		CMPxHST[2:0] = 110	30.9	53.9	96.6			
		CMPxHST[2:0] = 111	32.5	63.3	116.3			



- (1) Value guaranteed by design, not 100% tested in production.
- (2) Value guaranteed by sample, not 100% tested in production.

4.23. Trigonometric Math Unit (TMU) characteristics

The TMU unit has 10 different operation modes.

Table 4-47. TMU supported instructions characteristics⁽¹⁾

Mode	The first	The second	The first output	The second	Cycles
Wode	input data	input data	data	output data	Cycles
Mode 0	θ	m	m*cos(θ)	m*sin(θ)	
Mode 1	θ	m	m*sin(θ)	$m^*cos(\theta)$	
Mode 2	х	у	atan2 (y,x)	$\sqrt{x^2+y^2}$	
Mode 3	х	у	$\sqrt{x^2+y^2}$	atan2 (y,x)	0 11 11 (4(2)
Mode 4	х	None	tan ⁻¹ (x)	None	2+iteration steps/4 ⁽²⁾
Mode 5	х	None	cosh(x)	sinh (x)	
Mode 6	х	None	sinh (x)	cosh(x)	
Mode 7	х	None	tanh ⁻¹ (x)	None	
Mode 8	х	None	In (x)	None	
Mode 9	х	None	\sqrt{x}	None	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.24. I2C characteristics

Table 4-48. I2C characteristics (1)(2)(3)

Symbol	Description	Condition	Standard mode Fast mode		Fast mode plus		Unit		
		S	Min	Max	Min	Max	Min	Max	
t _{SCL(H)}	SCL clock high time	_	4.0	_	0.6	_	0.2	_	μs
t _{SCL(L)}	SCL clock low time	_	4.7	_	1.3	_	0.5	_	μs
t _{su(SDA)}	SDA setup time	_	250	_	100	_	50	_	ns
t _{h(SDA)}	SDA data hold time	_	0	_	0	_	0	_	ns
t _{r(SDA/SCL)}	SDA and SCL rise time	_		1000	20	300		120	ns
t _f (SDA/SCL)	SDA and SCL fall time	_	_	300		300	_	120	ns
t _{h(STA)}	Start condition hold time	_	4.0	_	0.6	_	0.26	_	μs


⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ The number of iterations is configured using the TMU_CS -> ITRTNUM[3:0] bits. Refer to the <u>GD32G553 User Manual</u> which is selected to set the number of iterations.



- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz, To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f_{PCLK1} must be at least a multiple of 10 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

Figure 4-11. I2C bus timing diagram



4.25. SPI characteristics

Table 4-49. Standard SPI characteristics(1)

Symbol	Description	Conditions		Тур	Max	Unit
	SCK clock frequency for				27	
fsck	grade 7 devices	_		_	21	MHz
ISCK	SCK clock frequency for				21.25	IVII IZ
	grade 3 devices	_		_	21.23	
	SCK clock high time for	high time for Master mode, f _{PCLKx} =216 MHz,		18.5		
taaww	grade 7 devices	presc = 8		10.3		no
t _{sck(H)}	SCK clock high time for	Master mode, f _{PCLKx} =170 MHz,		22.5		ns
	grade 3 devices	presc = 8	23.5 -			
	SCK clock low time for	Master mode, f _{PCLKx} = 216 MHz,		18.5		
toore	grade 7 devices	ces presc = 8		16.5		20
t _{SCK(L)}	SCK clock low time for	SCK clock low time for Master mode, f _{PCLKx} = 170 MHz,		22.5	_	ns
	grade 3 devices presc = 8			23.5		
		SPI master mode				
t _{V(MO)}	Data output valid time	_	١	_	10	ns
t _{SU(MI)}	Data input setup time	_	1	_	_	ns
t _{H(MI)}	Data input hold time	_	0	_	_	ns
		SPI slave mode				
t _{SU(NSS)}	NSS enable setup time	_	0	_	_	ns
t _{H(NSS)}	NSS enable hold time	_	1	_	_	ns
t _{A(SO)}	Data output access time	_	_	8	_	ns
t _{DIS(SO)}	Data output disable time	_	_	9	_	ns
t _{V(SO)}	Data output valid time	_	_	9	_	ns
t _{SU(SI)}	Data input setup time	_	0	_	_	ns



Symbol	Description	Conditions	Min	Тур	Max	Unit
t _{H(SI)}	Data input hold time		1		_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Figure 4-12. SPI timing diagram - master mode





Figure 4-13. SPI timing diagram - slave mode(CKPH=0)








Figure 4-14. SPI timing diagram - slave mode(CKPH=1)

4.26. USART characteristics

Table 4-50. USART characteristics in Synchronous mode (For GD32G553xxx7) (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency			_	27	MHz
tsck(H)	SCK clock high time	f _{PCLKx} = 216 MHz	18.5	_	_	ns
tsck(L)	SCK clock low time		18.5	_	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-51. USART characteristics in Synchronous mode(For GD32G553xxx3) (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency		_		21.25	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 170 MHz	23.5	_	_	ns
t _{SCK(L)}	SCK clock low time		23.5	_	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-52. USART characteristics in Smartcard mode (For GD32G553xxx7) (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency		_	_	108	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 216 MHz	4.6	_	_	ns
t _{SCK(L)}	SCK clock low time		4.6	_	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-53. USART characteristics in Smartcard mode(For GD32G553xxx3) (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f = 170 MLI=	_	_	85	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 170 MHz	5.8	_	_	ns



Sy	mbol	Description	Conditions	Min	Тур	Max	Unit
ts	CK(L)	SCK clock low time		5.8	_	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.27. EXMC characteristics

Table 4-54. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	6*Tfclk-1	6*Tfclk+1	ns
tv(NOE_NE)	EXMC_NEx low to EXMC_NOE low	0	_	ns
t _{w(NOE)}	EXMC_NOE low time	6*Tfclk-1	6*Tfclk+1	ns
th(NE_NOE)	EXMC_NOE high to EXMC_NE high hold time	0	1	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	1	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	1	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	4*Tfclk-1	1	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	4*Tfclk-1	1	ns
th(DATA_NOE)	Data hold time after EXMC_NOE high	0	1	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	1	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0		ns
t _{w(NADV)}	EXMC_NADV low time	2*Tfclk-1	2*Tfclk+1	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-55. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	7*Tfclk-1	7*Tfclk+1	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	0	_	ns
t _{w(NWE)}	EXMC_NWE low time	4*Tfclk-1	4*Tfclk+1	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	1*Tfclk-1	1*Tfclk+1	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{V(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	2*Tfclk-1	2*Tfclk+1	ns
t _{h(AD_NADV)}	EXMC_AD(address) valid hold time after EXMC_NADV high	3*Tfclk-1	_	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	1*Tfclk-1	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	1*Tfclk-1	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	0	_	ns
th(DATA_NWE)	Data hold time after EXMC_NWE high	1*Tfclk-1	1*Tfclk+1	ns

⁽¹⁾ $C_L = 30 pF$.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽³⁾ Based on configure: AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽³⁾ Based on configure: AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.



Table 4-56. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Description	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	9*Tfclk-1	9*Tfclk+1	ns
tv(noe_ne)	EXMC_NEx low to EXMC_NOE low	5*Tfclk-1	5*Tfclk+1	ns
t _{w(NOE)}	EXMC_NOE low time	4*Tfclk-1	4*Tfclk+1	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{v(A_NOE)}	Address hold time after EXMC_NOE high	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
th(BL_NOE)	EXMC_BL hold time after EXMC_NOE high	0	_	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	4*Tfclk-1	_	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	4*Tfclk-1	_	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0	_	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	2*Tfclk-1	2*Tfclk+1	ns
T _{h(AD_NADV)}	EXMC_AD(adress) valid hold time after	3*Tfclk-1	3*Tfclk+1	ns
TII(AD_NADV)	EXMC_NADV high	0 110IK-1	J HUKTI	113

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-57. Asynchronous multiplexed PSRAM/NOR write timings (1)(2)(3)

Symbol	Description	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	10*Tfclk-1	10*Tfclk+1	ns
t _{V(NWE_NE)}	EXMC_NEx low to EXMC_NWE low	2*Tfclk-1	2*Tfclk+1	ns
$t_{\text{w}(\text{NWE})}$	EXMC_NWE low time	7*Tfclk-1	7*Tfclk+1	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	1*Tfclk-1	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0		ns
t _{w(NADV)}	EXMC_NADV low time	2*Tfclk-1	2*Tfclk+1	ns
4	EXMC_AD(address) valid hold time after	3*Tfclk-1		no
th(AD_NADV)	EXMC_NADV high	3 TICIK-T		ns
$t_{h(A_NWE)}$	Address hold time after EXMC_NWE high	1*Tfclk-1	ı	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	3*Tfclk-1	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	1*Tfclk-1	_	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-58. Synchronous multiplexed PSRAM/NOR read timings $^{(1)(2)(3)}$

Symbol	Description	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	4*Tfclk	_	ns

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽³⁾ Based on configure: AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽³⁾ Based on configure: AddressSetupTime = 2, AddressHoldTime = 3, DataSetupTime = 4.



Symbol	Description	Min	Max	Unit
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	_	ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns
td(CLKL-NADVH)	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	_	ns
td(CLKL-NOEL)	EXMC_CLK low to EXMC_NOE low	0	_	ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	2*Tfclk-1	_	ns
t _{d(CLKL-ADV)}	EXMC_CLK low to EXMC_AD valid	0	_	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-59. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	4*Tfclk	ı	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	ı	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	_	ns
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	ı	ns
td(CLKL-NADVH)	EXMC_CLK low to EXMC_NADV high	0	ı	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0		ns
td(CLKH-AIV)	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	ı	ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	ı	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	2*Tfclk-1	ı	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	1	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0		ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-60. Synchronous non-multiplexed PSRAM/NOR read timings (1)(2)(3)

Symbol	Description	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	4*Tfclk		ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	ı	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	1	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0		ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	1	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	_	ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	_	ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	2*Tfclk-1		ns

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽³⁾ Based on configure: BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); Data Latency = 1.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽³⁾ Based on configure: BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.



- (1) $C_L = 30 pF$.
- (2) Value guaranteed by design, not 100% tested in production.
- (3) Based on configure: BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-61. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Description	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	4*Tfclk	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	1	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	1	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0 —		ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	2*Tfclk-1	1	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	0		ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0		ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	2*Tfclk-1	1	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0		ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns

⁽¹⁾ $C_L = 30 pF$.

- (2) Value guaranteed by design, not 100% tested in production.
- (3) Based on configure: BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

4.28. QSPI characteristics

Table 4-62. Standard QSPI characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		SDR mode				
	SCK clock frequency for				200	
f _{SCK}	grade 7 devices	1	_		200	MHz
ISCK	SCK clock frequency for				170	IVII IZ
	grade 3 devices		_		170	
	SCK clock high time, even		t(CK)/2		t(CK)/2+1	ns
t _{SCK(H)}	division	1	t(CR)/2		ι(CR)/2+1	115
	SCK clock high time, odd		(n/2)*t(CK)/		(n/2)*t(CK)/ (n+1)+1	no
	division		(n+1)			ns
	SCK clock high time, even		t(CK)/2-1		t(CK)/2	ns
toour	division	1	t(CR)/2-1		t(ON)/2	115
t _{SCK(L)}	SCK clock high time, odd		(n/2+1)*t(CK)/		(n/2+1)*t(CK	ns
	division	1	(n+1)–1) /(n+1)	115
t _{V(MO)}	Data output valid time	_	_	0.5	1	ns
t _{H(MO)}	Data output hold time	_	1		_	ns
tsu(MI)	Data input setup time		1		_	ns
t _{H(MI)}	Data input hold time	_	2.5	_	_	ns
		DDR mode				



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	SCK clock frequency for				200	
f _{SCK}	grade 7 devices	_	_		200	MHz
SCK clock frequency for grade 3 devices	SCK clock frequency for				170	IVII IZ
	170					
	SCK clock high time, even		t(CK)/2		+(CK)/2±1	no
4	division	_	I(CK)/2		ι(CK)/2+1	ns
LSCK(H)	SCK clock high time, odd		(n/2)*t(CK)/		(n/2)*t(CK)/	no
	division	_	(n+1)	1	(n+1)+1	ns
	SCK clock high time, even		t(CK)/2 1		+(CK)/2	no
4	division	_	(CK)/2-1		ι(CK)/2	ns
LSCK(L)	SCK clock high time, odd		(n/2+1)*t(CK)/		(n/2+1)*t(CK	
	division	_	(n+1)–1	_) /(n+1)	ns
t _{V(SO)}	Data output valid time	_	_	0.5	1	ns
t _{H(SO)}	Data output hold time	_	0.5	_	_	ns
tsu(si)	Data input setup time	_	1	_	_	ns
t _{H(SI)}	Data input hold time		1	_	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-63. Standard QSPI (f_{SCKMAX}=120 MHz) characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		SDR mode				
fsck	SCK clock frequency	_	_	_	120	MHz
4	SCK clock high time, even division	_	t(CK)/2	_	(CK)/2+1	ns
tsck(H)	SCK clock high time, odd division	_	(n/2)*t(CK)/ (n+1)	_	(n/2)*t(CK)/ (n+1)+1	ns
4	SCK clock high time, even division	_	t(CK)/2-1	_) /(n+1)	ns
tsck(L)	SCK clock high time, odd division	_	(n/2+1)*t(CK)/ (n+1)-1	_	(n/2+1)*t(CK) /(n+1)	ns
t _{V(MO)}	Data output valid time	_	_	0.5	1	ns
t _{H(MO)}	Data output hold time	_	1.5	_	_	ns
t _{SU(MI)}	Data input setup time	_	1.5	_	_	ns
t _{H(MI)}	Data input hold time	_	4	_	_	ns
		DDR mode				
fsck	SCK clock frequency	_	_	_	120	MHz
4	SCK clock high time, even division	_	t(CK)/2	_	(CK)/2+1	ns
tsck(H)	SCK clock high time, odd division	_	(n/2)*t(CK)/ (n+1)	_	(n/2)*t(CK)/ (n+1)+1	ns
t _{SCK(L)}	SCK clock high time, even division	_	t(CK)/2-1	_	t(CK)/2	ns
	SCK clock high time, odd		(n/2+1)*t(CK)/	_	(n/2+1)*t(CK	ns



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	division		(n+1)–1) /(n+1)	
t _{V(SO)}	Data output valid time	_	_	1	2	ns
t _{H(SO)}	Data output hold time	_	1	_	_	ns
tsu(SI)	Data input setup time	_	1	_	_	ns
t _{H(SI)}	Data input hold time	_	1	_	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Figure 4-15. QSPI timing diagram - SDR mode





Figure 4-16. QSPI timing diagram - DDR mode



4.29. CPDM characteristics

Table 4-64. CPDM characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{init}	Initial delay	_	2	_	9	ps
t∆	Unit Delay	_	31	_	65	ps

⁽¹⁾ Value guaranteed by design, not 100% tested in production.



4.30. HPDF characteristics

Table 4-65. HPDF characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fhpdfclk	HPDF clock			f _{APB2}	fsysclk	
fckin	Input clock	SPI			20(fhpdfclk/4)	
(1 / T _{CKIN})	frequency	mode(SITYP[1:0]=01)			20(1111 21 0210 1)	MHz
fскоит	Output clock	_			20	
ICKOUT	frequency	_			20	
	Output clock					
Dutyскоυт	frequency duty	_	30	50	75	%
	cycle					
		SPI				
twh(CKIN)	Input clock high and	mode(SITYP[1:0]=01),	T _{CKIN} /2-0.5	T _{CKIN} /		
t _{wl(CKIN)}	low time	External clock	I CKIN/2-U.5	2	_	
		mode(SPICKSS[1:0]=0)				
		SPI				ns
4	Data input setup	mode(SITYP[1:0]=01),	4			
t su	time	External clock	1	_	_	
		mode(SPICKSS[1:0]=0)				
		SPI				
	Data innut hald time	mode(SITYP[1:0]=01),	4			
t _h	Data input hold time	External clock	1	_	_	
		mode(SPICKSS[1:0]=0)				
	Manahaatan data	Manchester				ns
T	Manchester data	mode(SITYP[1:0]=10 or	(CKOUTDIV		(2*CKOUTDIV	
T _{Manchester}	period(recovered clock period)	11), Internal clock	+1)*THPDFCLK	_	+1)*Thpdfclk	
	ciock period)	mode(SPICKSS[1:0]≠0)	_			

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Output speed is set to OSPDy[1:0]=10; Capacitive load C = 30 pF; Measurement points are done at COMS levels: $0.5*V_{DD}$.



4.31. High-resolution Timer (HRTIMER) characteristics

Table 4-66. HRTIMER characteristics (For GD32G553xxx7) (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
f _{HRTIMER}	HRTIMER input clock for	Under T. conditions	130	_	216	MHz
thrtimer	DLL	Under T _A conditions	4.63	_	7.69	ns
t _{res(HRTIMER)}	Timer resolution time	f _{HPMER} = 216 MHz	_	145		ps
RESHRTIMER	Timer resolution		_		16	bit
t	Dead time generator	_	0.125		16	thrtimer
t _{DTG}	clock period	f _{HRTIMER} = 216 MHz	0.578		74.1	ns
	Dead time range		_	1	511	t _{DTG}
tdtr / tdtf	(absolute value)	f _{HRTIMER} = 216 MHz	_	_	37.85	μs
f	Chopper stage clock	_	1/256	_	1/16	f _{HRTIMER}
fchpfrq	frequency	f _{HRTIMER} = 216 MHz	0.844	_	13.5	MHz
t	Chopper first pulse	_	16		256	thrtimer
t _{1STPW}	length	f _{HRTIMER} = 216 MHz	0.074	_	1.185	μs

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-67. HRTIMER characteristics (For GD32G553xxx3) (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
f _{HRTIMER}	HRTIMER input clock for	Under T₄ conditions	130	_	170	MHz
t _{HRTIMER}	DLL	Officer TACOHOLIOUS	5.88		7.69	ns
t _{res(HRTIMER)}	Timer resolution time	f _{HPMER} = 170 MHz	_	184	_	ps
RESHRTIMER	Timer resolution	_	_		16	bit
t	Dead time generator	_	0.125		16	thrtimer
t _{DTG}	clock period	f _{HRTIMER} = 170 MHz	0.734		94.1	ns
	Dead time range	_	_		511	t _{DTG}
t _{DTR} / t _{DTF}	(absolute value)	f _{HRTIMER} = 170 MHz	_		48.07	μs
favores	Chopper stage clock	_	1/256		1/16	f HRTIMER
fchpfrq	frequency	f _{HRTIMER} = 170 MHz	0.66		10.63	MHz
t	Chopper first pulse	_	16		256	thrtimer
t _{1STPW}	length	f _{HRTIMER} = 170 MHz	0.094	_	1.505	μs

⁽¹⁾ Value guaranteed by design, not 100% tested in production.



Table 4-68. HRTIMER output response to fault protection⁽¹⁾

Symbol	Description	Conditions	Min	Тур	Max	Unit
	Digital fault response	Propagation delay from				
t _{LAT(DF)}	latency	HRTIMER_FLTx digital input to	_	_	24	
	latericy	HRTIMER_STxCHy output pin				
	Minimum fault pulse		10			
the control of the co	width for grade 7 devices	_	10			ne
tw(FLT)	Minimum fault pulse		15			ns
	width for grade 3 devices		2			
	Analog fault response	Propagation delay from comparator				
t _{LAT(AF)}	latency	CMPx_IPx input to	_		35	
	latericy	HRTIMER_STxCHy output pin				

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-69. HRTIMER output response to external event 0 to 4 (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
		Propagation delay from				
t	Digital external event	HRTIMER_EXEVx digital input to			24	
tlat(DEEV)	response latency	HRTIMER_STxCHy output pin(30pF		_	24	
		load)				
	Minimum external					
	event pulse width for		10	_	_	
**********	grade 7 devices					ns
tw(FLT)	Minimum external	_				115
	event pulse width for		15	_	_	
	grade 3 devices					
		Propagation delay from comparator				
t	Analog external event CMPx_IPx input pin to				35	
tlat(aeev)	response latency	HRTIMER_STxCHy output pin(30pF			33	
		load)				

⁽¹⁾ Value guaranteed by design, not 100% tested in production.



Table 4-70. HRTIMER output response to external event 0 to 9(Synchronous mode⁽¹⁾)

Symbol	Description	Conditions	Min	Тур	Max	Unit
T _{PROP} (HRTIMER)	External event response latency in HRTIMER	HRTIMER internal propagation delay ⁽³⁾	5	_	6	thrtimer ⁽²⁾
tlat(deev)	Digital external event response latency	Propagation delay from HRTIMER_EXEVx digital input to HRTIMER_STxCHy output pin(30pF load)	_	_	40	
	Minimum external event pulse width for grade 7 devices	nt .		_	_	
tw(FLT)	Minimum external event pulse width for grade 3 devices		15	_	_	ns
tlat(AEEV)	Analog external event response latency	Propagation delay from comparator CMPx_IPx input pin to HRTIMER_STxCHy output pin(30pF load)			50	
TJIT(EEV)	External event response jitter	Jitter of the delay from HRTIMER_EXEVx digital input or CMPx_IPx input pin to HRTIMER_STxCHy output pin(30pF load)	_		1	t _{HRTIMER} ⁽²⁾
T _{JIT(PW)}	Jitter on output pulse width in response to an external event	_	_	_	0	t _{HRTIMER} (2)

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-71. HRTIMER synchronization input / output⁽¹⁾

Symbol	Description	Conditions	Min	Тур	Max	Unit	
4	Minimum pulse width on SYNCIN	n on SYNCIN				+ (2)	
tw(syncin)	inputs, including HRTIMER_SCIN	_	2			thrtimer ⁽²⁾	
t	Response time to external	_				1	t _{HRTIMER} (2)
tLAT(DF)	synchronization request				ı	THR I IMER (= /	
	Dulco width on UDTIMED SCOUT	_	_	16	_	t _{HRTIMER} ⁽²⁾	
t _{W(AF)}	Pulse width on HRTIMER_SCOUT	fhrtimer = 216 MHz	_	74	_	20	
	output	f _{HRTIMER} = 170 MHz		94		ns	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ $t_{HRTIMER} = 1 / f_{HRTIMER}$ with $t_{HRTIMER} = 216$ MHz depending on the clock controller configuration.

⁽³⁾ This parameter does not take into account latency introduced by GPIO or comparator.



4.32. TIMER characteristics

Table 4-72. TIMER characteristics (For GD32G553xxx7) (1)

Symbol	Description	Conditions	Min	Max	Unit
+	Timer resolution time	_	1	_	t _{TIMERxCLK}
t _{res}	Timer resolution time	f _{TIMERxCLK} = 216 MHz	4.6	ı	ns
f _{EXT}	Timer external clock	_	0	ftimerxclk/2	MHz
IEXI	frequency	f _{TIMERxCLK} = 216 MHz	0	108	MHz
		TIMERx (except		16	
RES	Timer resolution	TIMER1/4)		10	bit
		TIMER1/4		32	
	16-bit counter clock period	_	1	65536	timerxclk
	when internal clock is selected	f _{TIMERxCLK} = 216 MHz	0.0046	301.46	μs
tcounter	32-bit counter clock period	_	1	232	t _{TIMERxCLK}
	when internal clock is selected (only TIMER1/4)	f _{TIMERxCLK} = 216 MHz	4.6x10 ⁻⁹	19.7	S
	Maximum possible count	_	_	65536x65536	t _{TIMERXCLK}
4	(except TIMER1/4)	f _{TIMERxCLK} = 216 MHz	_	19.7	S
tmax_count	Maximum possible count			65536x2 ³²	t _{TIMERxCLK}
	(only TIMER1/4)	$f_{\text{TIMERxCLK}} = 216 \text{ MHz}$	_	361.979	h

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-73. TIMER characteristics (For GD32G553xxx3) (1)

Symbol	Description	Conditions	Min	Max	Unit
t _{res}	Timer resolution time		1	ı	t _{TIMERxCLK}
tres	Timer resolution time	f _{TIMERxCLK} = 170 MHz	5.88		ns
f	Timer external clock		0	f _{TIMERxCLK} /2	MHz
f _{EXT}	frequency	f _{TIMERxCLK} = 170 MHz	0	85	MHz
		TIMERx (except		16	
RES	Timer resolution	TIMER1/4)	_	10	bit
		TIMER1/4	_	32	
	16-bit counter clock period	_	1	65536	t _{TIMERxCLK}
	when internal clock is selected	ftimerxclk = 170 MHz	0.00588	385.5	μs
t _{COUNTER}	32-bit counter clock period	_	1	2 ³²	t _{TIMERxCLK}
	when internal clock is selected (only TIMER1/4)	f _{TIMERxCLK} = 170 MHz	5.88x10	25.26	S
	Maximum possible count	_	_	65536x65536	t _{TIMERxCLK}
t	(except TIMER1/4)	f _{TIMERxCLK} = 170 MHz	_	25.26	s
tmax_count	Maximum possible count			65536x2 ³²	t _{TIMERxCLK}
	(only TIMER1/4)	f _{TIMERxCLK} = 170 MHz	_	459.93	h

⁽¹⁾ Value guaranteed by design, not 100% tested in production.



4.33. WDGT characteristics

Table 4-74. FWDGT min/max timeout period at 32 kHz (IRC32K)⁽¹⁾

Prescaler divider	PSC[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.125	512	
1/8	001	0.25	1024	
1/16	010	0.5	2048	
1/32	011	1.0	4096	ms
1/64	100	2.0	8192	
1/128	101	4.0	16384	
1/256	110 or 111	8.0	32768	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-75. WWDGT min-max timeout value at 100 MHz (f_{PCLK1})⁽¹⁾

			,	,	
Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	40.96		2.621	
1/2	01	81.92		5.242	ma
1/4	10	163.84	μs	10.485	ms
1/8	11	327.68		20.971	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.34. JTAG Timing

Table 4-76. JTAG Scan Interface Timing (For GD32G553xxx7) (1)

Symbol	I Description		Max	Unit
tc(jtag)	Cycle time, JTAG low and high period		_	ns
tsu(TDI/TMS - TCKr)	Setup time, TDI, TMS before TCK rise (TCKr)		_	ns
th(TCKr -TDI/TMS)	Hold time, TDI, TMS after TCKr	1		ns
th(TCKf-TDO)	Hold time, TDO after TCKf		_	ns
t _{D(TCKf} -TDO)	Delay time, TDO valid after TCK fall (TCKf)	_	6.5	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production


Table 4-77. JTAG Scan Interface Timing (For GD32G553xxx3) (1)

Symbol	Symbol Description		Max	Unit
tc(jtag)	Cycle time, JTAG low and high period			ns
tsu(TDI/TMS - TCKr)	Setup time, TDI, TMS before TCK rise (TCKr)		_	ns
th(TCKr -TDI/TMS)	Hold time, TDI, TMS after TCKr		_	ns
th(TCKf-TDO)	Hold time, TDO after TCKf		_	ns
t _{D(TCKf} -TDO)	Delay time, TDO valid after TCK fall (TCKf)		8.5	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.



Figure 4-17. JTAG timing diagram



4.35. SWD Timing

Table 4-78. SWD Interface Timing (For GD32G553xxx7) (1)

Symbol	Description	Min	Max	Unit
tcyc(swck)	SWCLK clock cycle time	18.5	_	ns
t _H (swck)	SWCLK clock high pulse width	9		ns
t _L (swck)	SWCLK clock low pulse width	9	_	ns
t _{R(SWCK)}	SWCLK clock rise time		1	ns
t _{F(SWCK)}	SWCLK clock fall time	_	1	ns
tsu(swd)	SWDIO setup time	7	_	ns
t _{H(SWD)}	SWDIO hold time	1	_	ns
t _{D(SWD)}	SWDIO data delay time		6.5	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.


Table 4-79. SWD Interface Timing (For GD32G553xxx3) (1)

Symbol	Description		Max	Unit
tcyc(swck)	SWCLK clock cycle time	23.5	_	ns
t _{H(SWCK)}	SWCLK clock high pulse width	10.5	_	ns
$t_{L(SWCK)}$	SWCLK clock low pulse width	10.5	_	ns
t _R (swck)	SWCLK clock rise time	_	2	ns
t _{F(SWCK)}	SWCLK clock fall time	_	2	ns
t _{SU(SWD)}	SWDIO setup time	9	_	ns
t _{H(SWD)}	SWDIO hold time	2	_	ns
t _{D(SWD)}	SWDIO data delay time	8	8.5	ns

Value guaranteed by design, not 100% tested in production.



Figure 4-18. SWD timing diagram





5. Package information

5.1. LQFP128 package outline dimensions

Figure 5-1. LQFP128 package outline





Table 5-1. LQFP128 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.14		0.23
b1	0.13	0.16	0.19
С	0.13		0.18
c1	0.12	0.127	0.134
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
е		0.40	



Symbol	Min	Тур	Max
L	0.45	0.60	0.75
L1		1.00	
L2	_	0.25	
R1	0.08	_	_
R2	0.08		0.20
S	0.20		
θ	0°	3.5°	7°
θ1	0°		
θ2	11°	12°	13°
θ3	11°	12°	13°

Figure 5-2. LQFP128 recommended footprint





5.2. LQFP100 package outline dimensions

Figure 5-3. LQFP100 package outline




Table 5-2. LQFP100 package dimensions

	Symbol Min Typ			
Зушьог	IVIIII	тур	Max	
Α	_	_	1.60	
A1	0.05	_	0.15	
A2	1.35	1.40	1.45	
A3	0.59	0.64	0.69	
b	0.17	_	0.27	
b1	0.17	0.20	0.23	
С	0.13	_	0.17	
c1	0.12	0.13	0.14	
D	15.80	16.00	16.20	
D1	13.90	14.00	14.10	
E	15.80	16.00	16.20	
E1	13.90	14.00	14.10	
е	0.40	0.50	0.60	
eB	15.05	_	15.35	
L	0.45	_	0.75	
L1	_	1.00	_	
θ	0°	_	7°	






Figure 5-4. LQFP100 recommended footprint



5.3. WLCSP81 package outline dimensions

Figure 5-5. WLCSP81 package outline





Table 5-3. WLCSP81 package dimensions

Symbol	Min	Тур	Max
Α	0.53	0.58	0.63
A1	_	0.43	_
A2	0.12	0.15	0.18
b	0.20	0.25	0.30
D	3.90	4.00	4.10
D1	3.10	3.20	3.30
E	3.90	4.00	4.10
E1	3.10	3.20	3.30
е	0.35	0.40	0.45



Figure 5-6. WLCSP81 recommended footprint





5.4. LQFP80 package outline dimensions

Figure 5-7. LQFP80 package outline


Table 5-4. LQFP80 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.27
b1	0.17	0.20	0.23
С	0.13	_	0.18
c1	0.12	0.127	0.134
D	13.80	14.00	14.20
D1	11.90	12.00	12.10
E	13.80	14.00	14.20
E1	11.90	12.00	12.10
е	_	0.50	_
L	0.45	0.60	0.75
L1	_	1.00	_



Symbol	Min	Тур	Max
L2	_	0.25	_
R1	0.08	_	
R2	0.08	_	0.20
θ	0°	3.5°	7°
θ1	0°	_	_
θ2	11°	12°	13°
θ3	11°	12°	13°

Figure 5-8. LQFP80 recommended footprint





5.5. LQFP64 package outline dimensions

D

A2

0.59BSC

H

BTM E-MARK
2-01.80±0.10 0.10±0.05 DEPTH

NDEX 01.20±0.10

0.20±0.10 DEPTH

NDEX 01.20±0.10

0.20±0.10 DEPTH

BASE METAL

LEAD FORM PART

SECTION A-A

Figure 5-9. LQFP64 package outline


Table 5-5. LQFP64 package dimensions

Symbol	Min	Тур	Max
Α	_		
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.27
b1	0.17	0.20	0.23
С	0.13	_	0.18
c1	0.117	0.127	0.137
D	11.95	12.00	12.05
D1	9.90	10.00	10.10
E	11.95	12.00	12.05
E1	9.90	10.00	10.10
е	0.40	0.50	0.60
Н	11.09	11.13	11.17
L	0.53		0.70



Symbol	Min	Тур	Max
L1	_	1.00	_
R1	_	0.15	_
R2	_	0.13	_
θ	0°	3.5°	7°
θ1	0°	_	_
θ2	11°	12°	13°
θ3	11°	12°	13°
aaa	_	0.08	_
bbb	_	0.08	_

Figure 5-10. LQFP64 recommended footprint





5.6. LQFP48 package outline dimensions

D1 0.61BSC BTM E-MARK 2-Ø1.00±0.10 0.10±0.10 DEPTH П п TOP E-MARK 2-Ø1.00±0.10 0.10±0.10 DEPTH INDEX Ø0.80±0.10 0.20±0.10 DEPTH b | aaaM 0.25BSC b1 WITH PLATING BASE METAL (L1) □ bbb LEAD FORM PART SECTION A-A

Figure 5-11. LQFP48 package outline


Table 5-6. LQFP48 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.27
b1	0.17	0.20	0.23
С	0.13	_	0.18
c1	0.117	0.127	0.137
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
е	0.40	0.50	0.60
Н	8.14	8.17	8.20
L	0.50	_	0.70



Symbol	Min	Тур	Max
L1	_	1.00	_
R1	0.08	_	_
R2	0.08	_	0.20
S	0.20	_	_
θ	0°	3.5°	7°
θ1	11°	12°	13°
θ2	11°	12°	13°
aaa	_	0.08	_
bbb	_	0.08	_

Figure 5-12. LQFP48 recommended footprint





5.7. QFN48 package outline dimensions

Figure 5-13. QFN48 package outline




Table 5-7. QFN48 package dimensions

Symbol	Min	Тур	Max
Α	0.50	0.55	0.60
A1	0	0.02	0.05
b	0.20	0.25	0.30
b1	_	0.18	_
С	_	0.152	_
D	6.90	7.00	7.10
D2	5.50	5.60	5.70
Е	6.90	7.00	7.10
E2	5.50	5.60	5.70
е		0.50	_
K		0.30	_
L	0.35	0.40	0.45
L1	0	0.05	0.10
h	0.30	0.35	0.40
Nd	_	5.50	_
Ne	_	5.50	_






Figure 5-14. QFN48 recommended footprint



5.8. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "θ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 θ_{JA} : Thermal resistance, junction-to-ambient.

 θ_{JB} : Thermal resistance, junction-to-board.

 θ_{JC} : Thermal resistance, junction-to-case.

ΨJB: Thermal characterization parameter, junction-to-board.

Ψ_{JT}: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D$$
 (5-3)

Where, T_J = Junction temperature.

 T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

 θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance.

 θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

 θ_{JC} represents the thermal resistance between the chip surface and the package top case. θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

The maximum chip-junction temperature, T_J max, may be calculated using the following equation: T_J max = T_A max + (P_D max x θ_{JA}) Where:

- T_A max is the maximum ambient temperature in °C,
- θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max), P_{INT} max is the product of I_{DD} and V_{DD} . $P_{I/O}$ max represents the maximum power dissipation on output pins expressed in Watts.



Table 5-8. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
		LQFP128	47.84	
		LQFP100	49.18	
		WLCSP81	44.90	
θ_{JA}	Natural convection, 2S2P PCB	LQFP80	51.81	°C/W
		LQFP64	54.57	
		LQFP48	69.64	
		QFN48	28.60	
		LQFP128	33.88	
		LQFP100	22.70	
		WLCSP81	9.20	
θјв	Cold plate, 2S2P PCB	LQFP80	33.36	°C/W
		LQFP64	35.08	
		LQFP48	43.16	
		QFN48	6.10	
		LQFP128	7.43	
		LQFP100	12.52	
	Cold plate, 2S2P PCB	WLCSP81	8.70	°C/W
θЈС		LQFP80	11.25	
		LQFP64	18.11	
		LQFP48	25.36	
		QFN48	5.62	
		LQFP128	34.06	
		LQFP100	32.85	
		WLCSP81	7.30	
Ψ_{JB}	Natural convection, 2S2P PCB	LQFP80	33.53	°C/W
		LQFP64	35.41	
		LQFP48	47.75	
		QFN48	5.95	
		LQFP128	0.33	
		LQFP100	0.53	
		WLCSP81	5.70	
ΨJT	Natural convection, 2S2P PCB	LQFP80	0.49	°C/W
		LQFP64	1.10	-
		LQFP48	2.45	
		QFN48	0.17	

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



6. Ordering information

Table 6-1. Part ordering code for GD32G553xx devices

Floob (VD)	Dookses Dookses two		Temperature
Flash (KB)	Раскаде	Раскаде туре	operating range
F10	LOED129	Croon	Industrial
512	LQFF126	Green	-40°C to +105°C
256	LOEP128	Green	Industrial
230	LQTT 120	Green	-40°C to +105°C
512	LOFP100	Green	Industrial
		Green	-40°C to +105°C
512	LQFP100	Green	Industrial
		0.00	-40°C to +125°C
256	LQFP100	Green	Industrial
			-40°C to +105°C
512	WLCSP81	Green	Industrial
			-40°C to +105°C
256	WLCSP81	Green	Industrial
			-40°C to +105°C
512	LQFP80	Green	Industrial
			-40°C to +105°C
512	LQFP80	Green	Industrial
			-40°C to +125°C
256	LQFP80	Green	Industrial
			-40°C to +105°C
512	LQFP64	Green	Industrial
			-40°C to +105°C
512	LQFP64	Green	Industrial
			-40°C to +125°C
256	LQFP64	Green	Industrial -40°C to +105°C
512	LQFP48	Green	Industrial -40°C to +105°C
			Industrial
512	LQFP48	Green	-40°C to +125°C
			Industrial
256	LQFP48	Green	-40°C to +105°C
			Industrial
512	QFN48	Green	-40°C to +105°C
		Green	Industrial
512	QFN48		-40°C to +125°C
			Industrial
256	QFN48	Green	-40°C to +105°C
	512 512 256 512 512 256 512 512 256 512 512	512 LQFP128 256 LQFP128 512 LQFP100 512 LQFP100 256 LQFP100 512 WLCSP81 256 WLCSP81 512 LQFP80 512 LQFP80 512 LQFP80 512 LQFP64 512 LQFP68 512 LQFP68	512 LQFP128 Green 256 LQFP128 Green 512 LQFP100 Green 512 LQFP100 Green 256 LQFP100 Green 512 WLCSP81 Green 256 WLCSP81 Green 512 LQFP80 Green 512 LQFP80 Green 256 LQFP80 Green 512 LQFP80 Green 512 LQFP64 Green 512 LQFP64 Green 256 LQFP64 Green 512 LQFP48 Green 512 LQFP48 Green 512 LQFP48 Green 512 QFN48 Green 512 QFN48 Green



7. Revision history

Table 7-1. Revision history

Revision No.		Description	Date
1.0	1.	Initial Release	Nov.07, 2024
1.1	1.	Table number modification, refers to <u>Table 2-1.</u>	Nov.19, 2024
		GD32G553xx devices features and peripheral	
		<u>list</u> .	
1.2	1.	Modify PG10-NRST pin name to NRST-PG10, and	Jan.20, 2025
		add notice to this pin, refers to <i>Pin definitions</i> and	
		Pinouts and pin assignment chapter.	
	2.	Modify EXMC_NL pin function to	
		EXMC_NL/EXMC_NADV, refers to <i>Pin definitions</i> .	
	3.	Pin name update, please refer to <u>Pin definitions</u> .	
1.3	1.	Add five part number: GD32G553VET3,	Apr.18, 2025
		GD32G553MET3, GD32G553RET3,	
		GD32G553CET3, and GD32G553CEU3.	
	2.	Add the difference descriptions among T3 and T7	
		devices.	
1.4	1.	Correct GPIO pin numbers, refers to <u>Table 2-1.</u>	May.06, 2025
		GD32G553xx devices features and peripheral	
		<u>list</u> .	



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

To the maximum extent permitted by applicable law, the Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. The Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a selfcontained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.