Ms. Embedded Systems - 2019 UPPSALA UNIVERSITY Digital Electronics Design with VHDL

16-BIT MICROPROCESSOR

DIANESWARR SHANMUGA SUNDARAM



29 - 04 - 2020

Contents

1	ABSTRACT	1
2	INTRODUCTION	2
3	PROJECT DESCRIPTION	3
4	16-BIT MICROPROCESSOR ARCHITECTURE IMPLEMENTATION	5
5	IMPLEMENTATION AND SIMULATION	7
	5.1 RAM	7
	5.2 INSTRUCTION REGISTER	9
	5.3 ACCUMULATOR REGISTER	10
	5.4 ARITHMETIC LOGIC UNIT	12
	5.5 PROGRAM COUNTER	14
	5.6 MEMORY INTERFACE(I/O)	16
	5.7 CONTROL UNIT	19
	5.8 ROM (for display)	23
	5.9 CLOCK DIVIDER	24
	5.10 MICRO-PROCESSOR DESIGN BDF	26
	5.11 COMPLETE DESIGN RTL	26
	5.12 COMPLETE DESIGN BDF	28
6	TEST RESULT	29
	6.1 SOFTWARE COMPLETE DESIGN SIMULATION TEST	29
	6.1.1 A=B+C Execution	29
	6.1.2 IF AC>0 THEN B=C Execution	31
	6.1.3 IF AC<0 THEN PC<=ADDRESS EXECUTION	34
	6.2 HARDWARE COMPLETE DESIGN SIMULATION TEST	36
7	PROJECT DEMO LINKS	40
8	CONCLUSION	41
Bi	ibliography	42

9	App	pendix A: SOURCE CODE	43
	9.1	RAM CODE	43
		9.1.1 RAM COMPONENT CODE	43
		9.1.2 MAIN RAM CODE	44
	9.2	ACCUMULATOR CODE	44
	9.3	ARITHMETIC LOGIC UNIT CODE	45
	9.4	CLOCK DIVIDER CODE	45
	9.5	CONTROL UNIT CODE	46
	9.6	INSTRUCTION REGISTER CODE	49
	9.7	MEMORY INTERFACE (MIF) CODE	50
	9.8	PROGRAM COUNTER CODE	51
	9.9	ROM FOR SEVEN SEGMENT DISPLAY CODE	52

1. ABSTRACT

The project task is to design a 16- bit Microprocessor kernel which fetch, decode and execute Add, Store, Load, Jump, Jneg and NOP instruction and to show software simulation and hardware implementation using DE1-SoC.

2. INTRODUCTION




Figure 2.1: Principle Drawing of 16 bit Micro processor

A basic microprocessor will have program counter register (PC), instruction register(IR), Accumulator (for storing intermediate result), ALU, MDR and MAR but in this project we exclude MDR and we build an Memory interface (MIF), which is a input- output port, makes connection with the external Ram memory and hexdecimal display to display output. The length of data is 16-bit, length of instruction is 16-bit, instruction consists of 8-bit operand and 8-bit address.

3. PROJECT DESCRIPTION

The process which is happening in the 16-bit microprocessor is explained below.

The fetch, decode and execution cycle is executed inside the microprocessor. The instructions are stored in ram memory, during fetch cycle the instruction is read from the ram and it is send to Instruction register(IR) through Memory Interface(MIF) and program counter is incremented and after that the instruction which of 16-bit, which consists of 8-bit operand and 8-bit address are decoded in the decode cycle in the control unit. After the decode cycle, it moves to execution cycle where add, store, load, jump, jneg or nop operation are performed. After the execution cycle, it moves to fetch cycle and the cycle repeats.

When entering load cycle, the data is read from the ram and stored in the accumulator.

When entering add cycle, the data is read from the ram and move to the Alu port B, then add is performed and the result is stored in accumulator.

When entering store cycle, the data from the accumulator is send to the ram through MIF interface.

When entering jump cycle, after the decoding is done the 8-bit address is fed directly to the program counter from the control unit and the program counter jumps to the jump address

Before entering Jneg cycle, it checks for overflow and not zero, if that is true then it enter the Jneg state else it will enter fetch1 state, after entering into the jneg state, 8-bit address is fed directly to the program counter from the control unit and the program counter jumps to the jneg address

When entering NOP state, 8-bit address is fed directly to the program counter from the control unit and stays in that address, so that we could see the resulted output.

		Op-Code
ADD address	$AC \le AC + Content$ of the memory address	00
STORE address	Content of the memory<=AC address	01
LOAD address	AC <= Content of the memory address	02

 $JUMP \ address \qquad \qquad PC <= Address \qquad \qquad 03$

JNEG address IF AC <0 then PC <= address 04




Figure 3.1: STATE MACHINE

NOP address No Operation 05

I have implemented using 2 cycles of fetch, 4 cycles of load, 2 cycles of add, 3 cycles of store, 1 cycle jump, 1 cycle jneg and 1 cycle NOP(no operation). The state machine is shown in figure 3.1.

4. 16-BIT MICROPROCESSOR ARCHITECTURE IM-PLEMENTATION




Figure 4.1: Micro-processor internal architecture

The figure 4.1 shows the internal architecture of the 16-bit Microprocessor and connection with external ram and rom. The instructions and data are stored in the Ram. The instruction stored in the ram is extracted via MIF interface and send to the instruction register, from there it is passed to the control unit, at the decode cycle control unit decodes the instruction, the

instruction (16-bit) is decoded into opcode (8-bit) and the address (8-bit), depending on the opcode the data is fetched from the address (8-bit) and load, store, add,jump,jneg and nop (No operation) is processed. When program counter reaches the nop instruction, it halts in the address encoded in the nop instructions and data stored at that address is displayed.




Figure 4.2: External architecture

The figure 4.2 shows the external architecture of the 16-bit Microprocessor. The microprocessor is connected with ram and rom. The microprocessor and ram runs at the one fourth frequency of the system clock, this is achieved using clock divider or prescaler. The data from rom triggers the hexadecimal display.

5. IMPLEMENTATION AND SIMULATION

NOTE: I have tested and simulated all components in the same file, thats the reason why you would see program counter name (please ignore it).

5.1 RAM

	RAM										
External signals	Port	Width (In bits)	Description								
Clock	Input	1	Clock signal (12.5MHz)								
Reset	Input	1	Global Reset signal from the press button								
WriteEn	Input	1	Write enable signal								
OE	Input	1	Read enable signal								
Enable	Input	1	Enable signal (to turn on the ram)								
DataIn	Input	16	16-bit data from the microprocessor								
Address	Input	8	Address in								
DataOut	Output	16	16-bit data from the ram to processor								




Figure 5.1: **RAM BSF**




Figure 5.2: RAM RTL




Figure 5.3: RAM SIMULATION

The Ram contains the instructions and data. Whenever the program counter is pointed to the specific address the instruction is fetched from that address and depending upon the instructions the data is read from or written to ram.

5.2 INSTRUCTION REGISTER

INSTRUCTION REGISTER										
External signals	Port	Width (In bits)	Description							
Clock	Input	1	Clock signal (12.5MHz)							
Reset	Input	1	Global Reset signal from the press button							
IR_enable	Input	1	Enable signal							
IR_INstruc	Input	16	16 bit instruction input							
IR_out	Output	16	16-bit instruction output							




Figure 5.4: IR REG BSF




Figure 5.5: IR REG RTL




Figure 5.6: IR REG SIMULATION

When the program counter points to the specific address, the instruction from that address is sent from the ram to instruction register. At the fetch2 cycle an enable signal is sent from the control unit to the instruction register, always at positive edge of the clock, if instruction register is enabled then the instruction is passed to the control unit.

5.3 ACCUMULATOR REGISTER

ACCUMULATOR REGISTER											
External signals	Port	Width	Description								
		(In									
		bits)									
Clock	Input	1	Clock signal (12.5MHz)								
Reset	Input	1	Global Reset signal from the press button								
A_enable	Input	1	Enable signal								
A_in1	Input	16	16 bit data from ram								
ALUto_a_or_a_to_ALU	Input	1	1-bit Selection line								
ALU_out	Input	16	16-bit data input from the ALU								
A_to_ram	Output	16	16 bit data output from A register to Ram								
A_to_ALU	Output	16	16 bit data output from A register to ALU								




Figure 5.7: A REG BSF




Figure 5.8: A REG RTL

.	Msgs								
p→ /program_counter_vhd_tst/ALU_out	74	X		106	107		122	74	
/program_counter_vhd_tst/ALUto_a_or_ramto_A	1								
/program_counter_vhd_tst/A_enable	1								
/program_counter_vhd_tst/A_in1	234 234	X		42	58		234		
D	74	0		42	107		234	74	
/program_counter_vhd_tst/dk	0	-	1		107	1		/	
/program_counter_vhd_tst/reset	o				1				

Figure 5.9: A REG SIMULATION

It is a 16-bit data register. The intermediate results are stored in this registers. The Arithmetic logic unit computes the result and the result is stored in the accumulator register.

5.4 ARITHMETIC LOGIC UNIT

	ARITHMETIC LOGIC UNIT										
External signals	Port	Width (In bits)	Description								
Clock	Input	1	Clock signal (12.5MHz)								
Reset	Input	1	Global Reset signal from the press button								
a_in	Input	16	16 bit input data from A register								
b_in	Input	16	16 bit input data from RAM								
op_code	Input	3	selection line to select operations								
ALU_out	Output	16	16-bit data output to the A register								
Zero	Output	1	Zero flag								
Overflow	Output	1	Overflow flag								



Figure 5.10: ALU BSF




Figure 5.11: ALU RTL

	Msgs							
/program_counter_vhd_tst/a_in	127	20	127	0	20	40	127	
/program_counter_vhd_tst/b_in	80	20	1	20		127	80	1
/program_counter_vhd_tst/alu_out	127	40	128	-20	0	40	127	1
/program_counter_vhd_tst/op_code	100	000		001		100		1
/program_counter_vhd_tst/overflow	0							
/program_counter_vhd_tst/zero	0							

Figure 5.12: ALU SIMULATION

It is the unit where the calculation is computed and it detects the overflow and zero, the type of computation is decided by select signal from the control unit.

5.5 PROGRAM COUNTER

PROGRAM COUNTER											
External signals	Port	Width (In bits)	Description								
clk	Input	1	Clock signal (12.5MHz)								
reset	Input	1	Global Reset signal from the press button								
Jump_to_address	Input	8	8 bit address from control unit								
op_code	Input	2	selection line to select operations								
pc_out	Output	8	8 bit address								




Figure 5.13: PROGRAM COUNTER BSF




Figure 5.14: PROGRAM COUNTER RTL

<u>*</u>	Maga																	
	No Data- No Data-	XX			19							$\overline{}$	_	11				
□ ♦ /program_counter_vhd_tst/op_select	No Data-	w	01							00				10	01			
	No Data- No Data-		101	102	03	104	05	106	07					11	12	13	1	

Figure 5.15: PROGRAM COUNTER SIMULATION

When the program counter points to the specific address, the instruction stored in that address is sent from the ram to instruction register. As each instruction gets fetched, the program counter increases its stored value by 1. When Jump, Jneg and nop instruction is performed program counter jumps to the specified address.

5.6 MEMORY INTERFACE(I/O)

MEMORY INTERFACE									
External signals	Port	Width	Description						
		(In							
		bits)							
A_to_MIF_data	Input	16	16-bit data from accumulator						
sel_pc_str_ld_add_nop	Input	2	Select line to select load, store, add, nop or program counter address						
pc_address	Input	8	8 bit address from program counter						
OE	Input	1	Read enable signal						
wr	Input	1	Write enable signal						
en	Input	1	Enable signal to enable the ram						
add_address	Input	8	8- bit add address						
load_store_address	Input	8	8-bit load address						
Nop_address	Input	8	8 bit no operation address						
data_out	Input	16	16 bit data or instruction from the ram						
A_in	Input	16	16 bit data from the ram to A register						
IR_in	Output	16	16 bit instruction from ram to IR register						
ALU_portb_in	Output	16	16 bit data from ram to port b of ALU						
MIF_to_mem	Output	16	16 bit data to the ram						
OE1	Output	1	Read signal						
wr1	Output	1	Write signal						
en1	Output	1	Enable signal						
Address	Output	8	8 bit address						
hexa_disp	Output	16	16 bit data to be displayed						




Figure 5.16: MEMORY INTERFACE BSF




Figure 5.17: MEMORY INTERFACE RTL

<u>(</u> ••	Msgs			
/program_counter_vhd_tst/ALU_portb_in	0000	(0000	10312	10000
/program_counter_vhd_tst/A_in	0303	XXXX		0303
/program_counter_vhd_tst/A_to_MIF_data	0210	(0210	I0290	10200
/program_counter_vhd_tst/Address	08	(07	106	117
□-♦ /program_counter_vhd_tst/IR_in	0302	(0302		
/program_counter_vhd_tst/MIF_to_mem	0210	(0210	10290	10200
/program_counter_vhd_tst,Nop_address	08	Q8	109	118
/program_counter_vhd_tst/OE	0			
/program_counter_vhd_tst/OE1	0			
/program_counter_vhd_tst/add_address	1A	(02	106	IOA
/program_counter_vhd_tst/data_out	1302	0302	I0312	10303
/program_counter_vhd_tst/en	0			
/program_counter_vhd_tst/en1	0			
p.→ /program_counter_vhd_tst/hexa_disp	1302	XXXX		
/program_counter_vhd_tst/load_store_address	oc	04	Íoc	117
/program_counter_vhd_tst/pc_address	07	(07	IOF	106
/program_counter_vhd_tst/sel_pc_str_ld_add_nop	11	(00	101	110
/program_counter_vhd_tst/wr	1			
/program_counter_vhd_tst/wr1	1			

Figure 5.18: MEMORY INTERFACE SIMULATION

This component connects the processor and the external ram device. It acts like a bus, where signals are carried in and out. This consists of Multiplexer and Demultiplexer. The address is sent to the memory interface from the units from the processor to ram and the data is fetched from that address and sent to the respective units in the processor.

5.7 CONTROL UNIT

	CONTROL UNIT					
External signals	Port	Width	Description			
		(In				
		bits)				
clk	Input	1	Clock signal (12.5MHz)			
reset	Input	1	Global Reset signal from the press button			
instr_reg	Input	16	16 - bit instruction from the IR register			
zero_flag	Input	1	Zero flag			
overflow_flag	Input	1	Overflow flag			
re	Output	1	Read signal			
wr	Output	1	Write signal			
select_line_of_pc	Output	2	Program counter select line			
sel_pc_str_ld_add_nop	Output	2	Select line to select load, store, add, nop or program counter address			
en	Output	1	Enable signal to enable the ram			
add_address1	Output	8	8- bit add address			
$load_store_address1$	Output	8	8-bit load address			
Nop_address1	Output	8	8 bit no operation address			
IR_enable1	Output	1	IR enable signal			
A_enable1	Output	1	A register enable signal			
ALU_or_ram_to_a	Output	1	Select line of A register			
op_select_ALU	Output	3	Select line to choose arithmetic operation			
jump_add_pc	Output	8	8 bit address sent to program counter			

The control unit is the brain of the processor. It controls the bus signals and the components. This consists of 17 states which are idle, fetch1, fetch2, decode1, decode2, load1,load2,load3,load4,add1,add2, store1,store2, store3,jneg,jump and nop states.

After reset, It starts from the idle state then it enters the fetch state. In fetch stage, the instruction stored in the ram is fetched, from ram it is passed to IR register, then it is sent to the control unit .

At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode and 8-bit address. According to the opcode load,add,store,jump,jneg and nop is performed.

At load stage, 8-bit address extracted from the 16-bit instruction is sent to the MIF and the data from that address is extracted and stored in the accumulator register.

At add stage, 8-bit address extracted from the 16-bit instruction is sent to the MIF and the data from that address is extracted and sent to the ALU port B and data stored in the accumulator is sent to the ALU port A, then the add operation is performed and after the computation the result is stored in the accumulator.

At store stage, the data from the accumulator is sent to MIF and that data is stored in the ram at the 8-bit address extracted from the 16-bit instruction.

At Jump stage, 8-bit address extracted from the 16-bit instruction is sent to the Program counter, then it jumps to the that specific address.

At Jneg stage, first it checks for negative value in the accumulator. If so, then 8-bit address extracted from the 16-bit instruction is sent to the Program counter, then it jumps to the that specific address.




Figure 5.19: CONTROL UNIT BSF




Figure 5.20: CONTROL UNIT RTL




Figure 5.21: CONTROL UNIT SIMULATION




Figure 5.22: State machine simulation

Control Signal	reset	idle	fetc h1	fetc h2	dec ode 1	dec ode 2	loa d1	loa d2	loa d3	loa d4	add 1	add 2	stor e1	stor e2	store 3	jne g	jum P	nop
re	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1	1	1
WF	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0
select_line_of_pc	00	00	00	01	00	00	00	00	00	00	00	00	00	00	00	10	10	00
sel_pc_str_ld_add_nop	00	00	00	00	00	00	10	10	10	10	01	01	10	10	10	00	00	11
en	0	0	1	1	0	0	1	1	1	1	1	0	1	1	1	1	1	1
Ir_enable1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
A_enable1	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
ALU_or_ram_to_a	0	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0	0
op_select_ALU	111	111	100	100	100	100	000	000	000	000	000	000	100	100	100	100	100	100

Figure 5.23: Instruction table

At Nop stage, 8-bit address extracted from the 16-bit instruction is sent to the MIF, then it jumps to the that specific address and it stays there unless reset is pressed.

5.8 ROM (for display)

ROM							
External signals	Port	Width (In bits)	Description				
addr	Input	4	4-bit data				
q	Output	7	7 bit segment data				



Figure 5.24: ROM BSF




Figure 5.25: ROM RTL



Figure 5.26: ROM SIMULATION

The data stored in the rom is permanent, it can't be changed. This component takes a signal as a std_logic_vector(3 downto 0) as input and returns with a size of 7 bits where each bit represents a segment. The value '0' shows that a segment will be on and '1' shows that a segment is off. Output values between 10 and 15 is shown as A-F

5.9 CLOCK DIVIDER

ROM							
External signals	Port	Width (In bits)	Description				
clk	Input	1	External clk of 50 MHz				
reset	Input	1	Reset signal				
clk_out_div_4	Output	1	Output clock of $12.5~\mathrm{MHz}$ for $16~\mathrm{bit}$ microprocessor and ram				




Figure 5.27: CLOCK DIVIDER BSF




Figure 5.28: CLOCK DIVIDER RTL



Figure 5.29: CLOCK DIVIDER SIMULATION

The clock divider is also called a frequency divider. The external clock of de1-soc is 50 MHZ. The clock divider is used to reduce the frequency by the 1/4th of the external clock frequecy which is 12.5 Mhz.

5.10 MICRO-PROCESSOR DESIGN BDF




Figure 5.30: MICRO-PROCESSOR DESIGN BDF

5.11 COMPLETE DESIGN RTL




Figure 5.31: FULL DESIGN RTL




Figure 5.32: INTERNAL RAM RTL DESIGN




Figure 5.33: INTERNAL MICROPROCESSOR RTL DESIGN

5.12 COMPLETE DESIGN BDF




Figure 5.34: FULL DESIGN BDF

6. TEST RESULT

Hexa display check1 is the output of 16-bit for software simulation.

The 16-bit output from the Hexa display check1 port is divided into 4 parts of 4-bits and each 4-bits are fed to the rom. This rom contains the hexa decimal display informations.

hx disp check (most significant), hx disp2 check, hx disp3 check, hx disp4 (least significant) check are the final output of 7 - bits, which is sent from rom and fed to the fpga display.

6.1 SOFTWARE COMPLETE DESIGN SIMULATION TEST

6.1.1 A=B+C Execution

The figure 6.1 shows the execution of A=B+C. If the reset is pressed the instruction and data is loaded into the ram. The address 0,1,2,3(in decimal) contains the instruction to be executed and address 6,7,8 contains the data.

- 1. $memory(0) \le "0000001000000110" (0x0206); -load [address(6)]$
 - First, the control units starts from the idle state after the reset is pressed. Then it moves to the fetch stage.
 - At fetch stage, the information '0x0206' stored in the address '0x00' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x01'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x02) and 8-bit address (0x06). According to the opcode "0x02", the load operation is performed.
 - At load stage, the data '0x0002' stored in the address "0x06" is extracted and it is stored in the accumulator. After the load stage is completed, it enters fetch stage.
- 2. $memory(1) \le "0000000000000111" (0x0007); -add [address(7)]$
 - At fetch stage, the information '0x0007' stored in the address '0x01' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x02'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x00) and 8-bit address (0x07). According to the opcode "0x00", the add operation is performed.

- At add stage, the data '0x0005' stored in the address "0x07" is extracted and sent to the ALU port B, then the data '0x0002' stored in the accumulator is sent to the ALU port A and then control unit signals ALU to perform add operation and the resulted data '0x0007' is stored in the accumulator. After the add stage is completed, it enters fetch stage again.
- 3. $memory(2) \le "0000000100001000" (0x0108); -store [address(8)]$
 - At fetch stage, the information '0x0108' stored in the address '0x02' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x03'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x01) and 8-bit address (0x08). According to the opcode "0x01", the store operation is performed.
 - At store stage, the data '0x0007' stored in the accumulator is sent to the ram and it is stored at the ram address '0x08'. After the store stage is completed, it enters fetch stage again.
- 4. $memory(3) \le "0000010100001000" (0x0508); -nop [address(8)]$
 - At fetch stage, the information '0x0508' stored in the address '0x03' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x04'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x05) and 8-bit address (0x08). According to the opcode "0x05", the nop operation is performed.
 - At Nop stage, 8-bit address '0x08' extracted from the 16-bit instruction is sent to the MIF, then it jumps to the that specific address and now the result '0x0007' is displayed. It stays at that address until the reset is pressed.

Figure 6.1: A=B+C CODE




Figure 6.2: A=B+C EXECUTION

6.1.2 IF AC>0 THEN B=C Execution

The figure 6.3 shows the execution of IF AC>0 THEN B=C. If the reset is pressed the instruction and data is loaded into the ram. The address 0,1,2,3,4,5(in decimal) contains the instruction to be executed and address 6,7,8 contains the data.

- 1. $memory(0) \le "0000001000000110" (0x0206); -load [address(6)]$
 - First, the control units starts from the idle state after the reset is pressed. Then it moves to the fetch stage.
 - At fetch stage, the information '0x0206' stored in the address '0x00' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x01'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x02) and 8-bit address (0x06). According to the opcode "0x02", the load operation is performed.
 - At load stage, the data '0x0009' stored in the address "0x06" is extracted and it is stored in the accumulator. After the load stage is completed, it enters fetch stage.
- 2. $memory(1) \le "0000000000000111" (0x0007); -add [address(7)]$
 - At fetch stage, the information '0x0007' stored in the address '0x01' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x02'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x00) and 8-bit address (0x07). According to the opcode "0x00", the add operation is performed.

- At add stage, the data '0x0003' stored in the address "0x07" is extracted and sent to the ALU port B, then the data '0x0009' stored in the accumulator is sent to the ALU port A and then control unit signals ALU to perform add operation and the resulted data '0x000C' is stored in the accumulator. After the add stage is completed, it enters fetch stage again.
- 3. $memory(2) \le "000001000001000" (0x0408); -jneg [address(8)]$
 - At fetch stage, the information '0x0408' stored in the address '0x02' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x03'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x04) and 8-bit address (0x08). Before entering into the jneg state, the control unit will check whether the accumulator is having a negative value. If negative value is stored then it goes to the jneg stage else it moves to the fetch stage. In this case, accumulator is holding positive data (0x000)C. So it moves to the fetch stage.
- 4. memory(3) <= "0000001000000110" (0x0206); -load [address(6)]
 - At fetch stage, the information '0x0206' stored in the address '0x03' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x04'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x02) and 8-bit address (0x06). According to the opcode "0x02", the load operation is performed.
 - At load stage, the data '0x0009' stored in the address "0x06" is extracted and it is stored in the accumulator. After the load stage is completed, it enters fetch stage.
- 5. $memory(4) \le "0000000100000111" (0x0107); -store [address(7)]$
 - At fetch stage, the information '0x0107' stored in the address '0x04' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x05'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x01) and 8-bit address (0x07). According to the opcode "0x01", the store operation is performed.
 - At store stage, the data '0x0009' stored in the accumulator is sent to the ram and it is stored at the ram address '0x07'. After the store stage is completed, it enters fetch stage again.
- 6. $memory(5) \le "0000010100000111" (0x0507); -nop [address(7)]$
 - At fetch stage, the information '0x0507' stored in the address '0x05' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x06'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x05) and 8-bit address (0x07). According to the opcode "0x05", the nop operation is performed.
 - At Nop stage, 8-bit address '0x07' extracted from the 16-bit instruction is sent to the MIF, then it jumps to the that specific address and now the result '0x0009' is displayed. It stays at that address until the reset is pressed.

Figure 6.3: IF AC>=0 THEN B=C CODE




Figure 6.4: IF AC>=0 THEN B=C EXECUTION

6.1.3 IF AC<0 THEN PC<=ADDRESS EXECUTION

The figure 6.3 shows the execution of IF AC<0 THEN PC<=ADDRESS. If the reset is pressed the instruction and data is loaded into the ram. The address 0,1,2,3,4,5(in decimal) contains the instruction to be executed and address 6,7,8,9 contains the data.

- 1. $memory(0) \le "0000001000000110" (0x0206); -load [address(6)]$
 - First, the control units starts from the idle state after the reset is pressed. Then it moves to the fetch stage.
 - At fetch stage, the information '0x0206' stored in the address '0x00' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x01'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x02) and 8-bit address (0x06). According to the opcode "0x02", the load operation is performed.
 - At load stage, the data '-9' (in decimal) stored in the address "0x06" is extracted and it is stored in the accumulator. After the load stage is completed, it enters fetch stage.
- 2. $memory(1) \le 000000000000000111$ (0x0007); -add [address(7)]
 - At fetch stage, the information '0x0007' stored in the address '0x01' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x02'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x00) and 8-bit address (0x07). According to the opcode "0x00", the add operation is performed.
 - At add stage, the data '0x0003' stored in the address "0x07" is extracted and sent to the ALU port B, then the data '-9' stored in the accumulator is sent to the ALU port A and then control unit signals ALU to perform add operation and the resulted data '-6' is stored in the accumulator. After the add stage is completed, it enters fetch stage again.
- 3. $memory(2) \le "000001000001000" (0x0408); -jneg [address(8)]$
 - At fetch stage, the information '0x0408' stored in the address '0x02' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x03'.
 - At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x04) and 8-bit address (0x08). Before entering into the jneg state, the control unit will check whether the accumulator is having a negative value. If negative value is stored then it goes to the jneg stage else it moves to the fetch stage. In this case, accumulator is holding negative data '-6'. So it moves to the jneg stage.
 - At jneg stage, , 8-bit address '0x08' extracted from the 16-bit instruction is sent to the Program counter from control unit, now program counter jumps directly to the address '0x08' skipping in between address. After the jneg stage is completed, it enters fetch stage again.
- 4. $memory(8) \le "0000010100001001" (0x0509); -nop [address(9)]$
 - Initially program counter is at address '0x08'. At fetch stage, the information '0x0509' stored in the address '0x08' in the ram is extracted and send to the instruction register and then to the control unit and program counter is incremented by '1'. So, next address becomes '0x09'.

- At decode stage, 16 bit instruction from the IR register is decoded, where the 16 bit instruction is divided into 8-bit opcode (0x05) and 8-bit address (0x09). According to the opcode "0x05", the nop operation is performed.
- At Nop stage, 8-bit address '0x09' extracted from the 16-bit instruction is sent to the MIF, then it jumps to the that specific address and now the result 0x000A is displayed. It stays at that address until the reset is pressed.

```
process (Clock,reset)
begin
  if Reset='1' then
    memory(0)<="0000001000000110"; --load [address(6)]
    memory(1)<="00000000000000111"; --add [address(7)]
    memory(2)<="000001000000100"; --jneg [address(8)]
    memory(3)<="0000001000000110"; --load [address(6)]
    memory(4)<="000000100000111"; --store [address(7)]
    memory(5)<="0000010100000111"; --nop [address(7)]
    memory(6)<=std_logic_vector(to_signed(-9,16)); --addr 6 data =-9
    memory(7)<=std_logic_vector(to_signed(3,16)); --addr 7 data =3
    memory(8)<="0000010100001001"; ---nop [address(9)]
    memory(9)<=std_logic_vector(to_signed(10,16));</pre>
```

Figure 6.5: IF AC<0 THEN PC<=ADDRESS (WHEN A IS A NEGATIVE NUMBER) CODE




Figure 6.6: IF AC<0 THEN PC<=ADDRESS (WHEN A IS A NEGATIVE NUMBER) EXECUTION

6.2 HARDWARE COMPLETE DESIGN SIMULATION TEST

Figure 6.7: A=B+C CODE




Figure 6.8: A=B+C EXECUTION ZOOM IN

While performing hardware test I added the 4 rom for hexadecimal display and a clock divider. Have set the sampling rate to 4k. By using clock divider I have reduced a the clock frequency to 12.5 MHZ, which is 1/4th of the system clock frequency (50 MHZ).




Figure 6.9: A=B+C EXECUTION ZOOM OUT

Figure 6.10: IF AC>=0 THEN B=C CODE




Figure 6.11: IF AC>=0 THEN B=C EXECUTION ZOOM IN



Figure 6.12: IF AC>=0 THEN B=C EXECUTION ZOOM OUT

Figure 6.13: IF AC<0 THEN PC<=ADDRESS (WHEN A IS A NEGATIVE NUMBER) CODE




Figure 6.14: IF AC<0 THEN PC<=ADDRESS (WHEN A IS A NEGATIVE NUMBER) EXECUTION ZOOM IN




Figure 6.15: IF AC<0 THEN PC<=ADDRESS (WHEN A IS A NEGATIVE NUMBER) EXECUTION ZOOM OUT

7. PROJECT DEMO LINKS

A=B+C:=>CLICK ME TO WATCH THE VIDEO.

IF AC>=0 THEN B=C (Ac greater than zero): =>CLICK ME TO WATCH THE VIDEO.

 $\label{eq:control} \text{IF AC} < 0 \text{ THEN PC} <= \text{ADDRESS}(\text{ Ac less than zero}) := > \text{CLICK ME TO WATCH THE VIDEO}.$

8. CONCLUSION

The instruction stored in the ram is successfully executed in 16 Bit Microprocessor. The behavior of 16 bit Microprocessor is shown in functional simulation and signal tap simulation. I have implemented using 2 cycles of fetch, 4 cycles of load, 2 cycles of add, 3 cycles of store, 1 cycle jump, 1 cycle jneg and 1 cycle NOP (no operation) but in future we could reduce the number of cycles to speed up the microprocessor. I have constructed memory interface using simple multiplexer and demultiplexer but we could also use wishbone interface to reduce the bus complexity.

This 16 – bit microprocessor uses only one register, this results in less memory space but as the number of instructions increases for a program, the execution time increases too, in order to decrease the execution time we could also add additional registers for better performance.

Bibliography

- 1) https://blog.classycode.com/implementing-a-cpu-in-vhdl-part-1-6afd4c1ed491
- 2)https://www.youtube.com/watch?v=XM4lGflQFvA
- 3)https://www.youtube.com/watch?v=jFDMZpkUWCw
- 4)https://surf-vhdl.com/how-to-implement-clock-divider-vhdl/
- 5) http://labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-instruction-fetch-branching/labs.domipheus.com/blog/designing-a-cpu-in-vhdl-part-6-program-counter-in-vhdl-part-6-program-co
- 6) VHDL for designers stefan sjoholm

9. Appendix A: SOURCE CODE

9.1 RAM CODE

9.1.1 RAM COMPONENT CODE

```
LIBRARY IEEE;
     USE IEEE.STD_LOGIC_1164.ALL;
 3
     USE IEEE.STD_LOGIC_UNSIGNED.ALL;
     Package ram1comp is
 5
           component ram1
 6
                 port(
                           Clock
                                         : in STD_LOGIC;
                                                 STD_LOGIC_VECTOR (7 downto 0);
                           Address
                                         : in
 9
                                                 STD LOGIC:
                           Reset
                                         : in
10
                           WriteEn
                                                 STD_LOGIC:
                                         : in
11
                           Enable
                                         : in STD_LOGIC;
                           OE.
12
                                         : in STD_LOGIC;
                           Data_IO
                                         : inout STD_LOGIC_VECTOR (15 downto 0)
13
14
                            );
15
     end component ram1;
16
     end package ram1comp;
17
    LIBRARY IEEE;
18
    USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
20
21
22
     entity ram1 is
23
          Port (
24
               Clock
                                : in STD_LOGIC;
^{25}
               Address
                               : in STD_LOGIC_VECTOR (7 downto 0);
26
               Reset
                                : in
                                        STD_LOGIC;
27
               WriteEn
                              : in STD_LOGIC;
28
               Enable
                               : in STD_LOGIC;
29
                               : in STD_LOGIC;
30
               Data_IO
                               : inout STD_LOGIC_VECTOR (15 downto 0)
31
32
         );
33
    end ram1;
34
35
     architecture rtl of ram1 is
36
          type Ram_256 is array ( 0 to 255) of STD_LOGIC_VECTOR (15 downto 0);
37
          signal memory : Ram_256;
38
          signal DataIn, DataOut : STD_LOGIC_VECTOR (15 downto 0);
39
40
42
          process (Clock, Reset)
43
          begin
              if Reset = '1' then
44
                    memory(0) <= "0000001000000110"; --load [address(6)]
memory(1) <= "0000000000000111"; --add [address(7)]
memory(2) <= "000000100000111"; --store [address(7)]
memory(3) <= "0000010100000111"; --nop [address(7)]
45
46
47
48
                    memory(6) <= std_logic_vector(to_signed(9,16)); --addr 6 data = 9
memory(7) <= std_logic_vector(to_signed(3,16)); --addr 7 data = 3
memory(8) <= "0000010100001001"; --nop [address(7)]
49
50
51
52
                    memory(9) <= std_logic_vector(to_signed(10,16));</pre>
```

```
53
54
55
56
57
            elsif rising_edge(Clock) then
                  if Enable = '1' then
   if WriteEn = '1' then
58
59
                                                  memory(to_integer(unsigned(Address))) <= DataIn;</pre>
60
                           DataOut <= DataIn;</pre>
61
62
                           DataOut <= memory(to_integer(unsigned(Address)));</pre>
63
64
                  end if;
65
            end if;
        end process;
    Data_IO '<= DataOut when (OE='1') else (others=>'Z');
              <= Data_IO;
    DataIn
    end rtl;
```

9.1.2 MAIN RAM CODE

```
LIBRARY IEEE;
   USE IEEE.STD_LOGIC_1164.ALL;
   USE IEEE.STD_LOGIC_UNSIGNED.ALL;
   use work.ram1comp.all;
   entity rams is
6
                    Clock
                                      STD_LOGIC;
       port (
                                : in
7
8
                                      STD_LOGIC;
                    Reset
                                : in
                    0E
                                : in
                                      STD_LOGIC;
                                      STD_LOGIC;
9
                     WriteEn
                                : in
10
                    Enable
                                : in
                                      STD_LOGIC;
                                : in STD_LOGIC_VECTOR (7 downto 0);
11
                     Address
                                : in std_logic_vector(15 downto 0);
12
                    DataIn
13
                    DataOut
                                : out std_logic_vector(15 downto 0)
14
15
16
17
18
19
20
               );
21
         end entity rams;
^{22}
   architecture rtl of rams is
23
   signal Data_IO : std_logic_vector(15 downto 0);
^{24}
25
^{26}
            U1
                       :ram1 port map (Clock, Address, Reset, WriteEn, Enable, OE, Data_IO);
27
            Data_IO
                       <= DataIn when (OE='0') else (others=>'Z');
28
            DataOut
                       <= Data_IO;
29
30
31
32
   end rtl;
```

9.2 ACCUMULATOR CODE

```
:in STD_LOGIC_VECTOR (15 downto 0);
                ALU out
10
                A_{in1}
                                       :in STD_LOGIC_VECTOR (15 downto 0);
11
                clk,reset:in STD_LOGIC;
                                       :out STD_LOGIC_VECTOR (15 downto 0);
12
                A_to_ram
13
                A_to_ALU
                                       :out STD_LOGIC_VECTOR (15 downto 0)
14
   end A_reg;
16
17
   architecture rtl of A_reg is
18
    process ( clk,reset)
20
    begin
21
            if reset = '1' then
22
                  A_to_ram <= (others=>'0');
                  A_to_ALU <= (others=>'0');
24
            elsif rising_edge(clk) then
                 if A_enable = '1' then
25
26
                     case ALUto_a_or_ramto_A is
27
                       when '0'
                                     => A_to_ALU <= A_in1;
28
29
                       when others => A_to_ram <= ALU_out;</pre>
30
                     end case;
                  end if;
32
            end if;
   end process;
34
   end rtl;
```

9.3 ARITHMETIC LOGIC UNIT CODE

```
LIBRARY IEEE;
2
   USE IEEE.STD LOGIC 1164.ALL;
   USE IEEE.NUMERIC_STD.ALL;
3
4
   entity ALU is
5
6
        port ( op_code
                           :in std_logic_vector(2 downto 0);
7
                b_in
                           :in std_logic_vector(15 downto 0);
8
                           :in std_logic_vector(15 downto 0);
                a_in
9
                alu_out
                           :out std_logic_vector(15 downto 0);
10
                zero
                           :out std_logic;
11
                overflow
                          :out std_logic
12
                  );
   end ALU;
13
14
15
   Architecture rtl of ALU is
16
        signal a1 : std_logic_vector(16 downto 0);
17
           begin
                             else
18
                 a1 <=
19
                                                                                           else
                                                                                           else
20
                             ((a_in(15) \& a_in) and (b_in(15) \& b_in)) when op_code="010"
21
                             ((a_in(15) & a_in) or (b_in(15) & b_in))when op_code="011"
                                                                                           else
^{22}
                             (a_in(15) & a_in) when op_code="100" else (others=>'0');
23
   alu_out <= a1(15 downto 0);</pre>
   overflow <= '1' when a1(15)='1'
^{25}
            <= '1' when a1="00000000" else '0';
   zero
27
   end rtl;
```

9.4 CLOCK DIVIDER CODE

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

entity clock_divider is
```

```
port
    (
9
    clk
                           :in std_logic;
10
    reset
                           :in std_logic;
11
    clk_out_div_4
                           :out std_logic
12
13
14
    end entity;
    architecture rtl of clock_divider is
    signal Q: std_logic_vector(3 downto 0);
17
    begin
18
    process(clk,reset)
19
     begin
       if(reset = '1') then
Q <= ( 0 => '0', OTHERS =>'0');
20
21
22
        elsif rising_edge(clk) then
      Q <= Q+1;
      end if;
     end process;
     clk_out_div_4 <= Q(1);</pre>
30
31
    end rtl;
```

9.5 CONTROL UNIT CODE

```
LIBRARY IEEE;
   USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
2
3
 4
    entity control_unit is
                                               :in std_logic;
5
                   clk, reset
        port (
                   zero_flag,overflow_flag :in std_logic;
6
7
                   instr_reg
                                               :in std_logic_vector(15 downto 0);
8
                   jump_add_pc
                                               :out std_logic_vector(7 downto 0);
                                               :out std_logic_vector(1 downto 0);
9
                   select_line_of_pc
10
                   re
                                               :out std_logic;
11
                   wr
                                               :out std_logic;
12
                   en
                                               :out std_logic;
                                               :out std_logic_vector(7 downto 0);
13
                   add_address1
                                               :out std_logic_vector(7 downto 0);
:out std_logic_vector(7 downto 0);
14
                   load_str_address1
15
                   nop_address1
16
                   sel_pc_str_ld_add_nop
                                               :out STD_LOGIC_vector(1 downto 0);
17
                   Ir_enable1
                                               :out std_logic;
18
                    A_enable1
                                               :out std_logic;
19
                   \texttt{ALU\_or\_ram\_to\_a}
                                               :out std_logic;
20
                   op_select_ALU
                                              :out std_logic_vector(2 downto 0)
21
^{22}
23
^{24}
                  );
25
    end control_unit;
26
27
    Architecture moore of control_unit is
    type state_type is (idle,fetch1,fetch2,decode1,decode2,add1,add2,store1,store2,store3,load1,load2,load3,
        load4, jump1, jneg, nop);
29
    signal current_state, next_state: state_type;
32
        process(current_state,zero_flag,overflow_flag,instr_reg)
33
34
35
         case current_state is
36
             when idle =>
37
                               next_state <= fetch1 ;</pre>
38
39
             when fetch1 =>
```

```
next_state <= fetch2;</pre>
 40
 41
 42
                when fetch2 =>
 43
                                   next_state <= decode1;</pre>
 44
 45
                when decode1 =>
 46
                                   next_state <= decode2;</pre>
 47
 48
                when decode2 =>
 49
                        case instr_reg(15 downto 8) is
 50
                               when "00000000" =>
 51
                                      next_state <= add1;</pre>
 52
                                when "00000001" =>
 53
                                       next_state <= store1;</pre>
                                when "00000010" =>
 55
                                       next_state <= load1;</pre>
 56
                                when "00000011" =>
                                       next_state <= jump1;</pre>
 57
 58
                                when "00000100" =>
 59
 60
                                       if overflow_flag = '1' and zero_flag = '0' then
 61
                                           next_state <= jneg;</pre>
 62
 63
                                          next_state <= fetch1;</pre>
                                       end if;
 64
 65
                                when "00000101" =>
 66
                                      next_state <= nop;</pre>
 67
 68
                                when others =>
                                       next_state <= fetch1;</pre>
 69
70
71
72
73
74
75
76
77
78
79
80
                          end case;
                when add1 =>
                                   next_state <= add2;</pre>
                when add2 =>
                                   next_state <= fetch1;</pre>
                when store1 =>
                                   next_state <= store2;</pre>
81
82
                when store2 =>
 83
                                   next_state <= store3;</pre>
 84
                when store3 =>
 85
86
                                   next_state <= fetch1;</pre>
                when load1 =>
 87
                                   next_state <= load2;</pre>
 88
 89
                when load2 =>
 90
                                   next_state <= load3;</pre>
 91
 92
                when load3 =>
 93
                                   next_state <= load4;</pre>
                when load4 =>
 94
 95
                                   next_state <= fetch1;</pre>
 96
 97
                when jump1 =>
 98
                                   next_state <= fetch1;</pre>
 99
100
101
102
103
                when jneg =>
104
                                   next_state <= fetch1;</pre>
105
106
                when nop =>
                                   next_state <= nop;</pre>
107
108
                when others => next_state <= fetch1;</pre>
109
110
111
112
          end case;
113
       end process;
```

```
114
115
         process ( clk,reset)
116
117
         begin
             if reset = '1' then
118
119
                   current_state <= idle;</pre>
120
              elsif rising_edge(clk) then
121
                    current_state <= next_state;</pre>
             end if;
122
123
         end process;
124
125
        process ( current_state,instr_reg)
126
127
                                                                         <= '1';
                                         re
128
                                                                         <= '0';
                                         wr
129
                                         select_line_of_pc
                                                                         <= "00";
                                                                         <= "00";
130
                                         sel_pc_str_ld_add_nop
131
                                         en
                                                                         <= '0';
132
                                         Ir_enable1
                                                                         <= '0';
133
                                         op_select_ALU
                                                                         <= "111";
                                                                         <= '0';
134
                                         A_enable1
135
                                                                         <= '0';
                                         ALU_or_ram_to_a
                                         add_address1
                                                                         <= instr_reg(7 downto 0);</pre>
136
137
                                         load_str_address1
                                                                         <= instr_reg(7 downto 0);
                                                                         <= instr_reg(7 downto 0);
138
                                         jump_add_pc
                                         nop_address1
139
                                                                         <= instr_reg(7 downto 0);
140
            case current_state is
141
142
                    when idle
143
144
                    when fetch1 =>
                                                                         <= '1';
145
                                         re
                                                                         <= '0';
146
                                         wr
                                                                         <= "00";
147
                                         select_line_of_pc
                                                                         <= "00";
148
                                         \verb|sel_pc_str_ld_add_nop|
149
                                                                         <= '1';
                                         en
                                         Ir_enable1
                                                                         <= '0';
150
                                                                         <= "100";
151
                                         op_select_ALU
                                                                         <= '0';
152
                                         A enable1
                                                                         <= '0';
153
                                         ALU_or_ram_to_a
154
155
                    when fetch2
                                                                        <= "01";
156
                                         select_line_of_pc
                                         Ir_enable1
                                                                         <= '1':
157
158
159
160
161
162
163
                    when decode1 =>
164
                                                                         <= "00";
165
                                         select_line_of_pc
                                                                        <= '0';
166
                                         en
                                                                         <= '0';
167
                                         Ir_enable1
168
169
                    when decode2 =>
170
171
172
173
                    when add1
174
                                         add_address1
                                                                         <= instr_reg(7 downto 0);</pre>
                                                                         <= '1';
<= "01";
175
176
                                         sel_pc_str_ld_add_nop
                                                                         <="000";
177
                                         op_select_ALU
178
179
180
181
                    when add2
182
                                         add_address1
                                                                         <= instr_reg(7 downto 0);</pre>
                                                                         <= '0';
<= '1';
183
                                         en
184
                                         A_enable1
185
                                         ALU_or_ram_to_a
                                                                         <= '1';
186
187
```

```
188
                     when store1
189
                                           load_str_address1
                                                                            <= instr_reg(7 downto 0);</pre>
                                                                            <= '0';
<= '1';
190
191
                                           wr
                                                                            <= '1';
192
193
                                           sel_pc_str_ld_add_nop
                                                                            <= "10";
194
                                           ALU_or_ram_to_a <= '1';
195
196
197
                                           load_str_address1
                                                                            <= instr_reg(7 downto 0);</pre>
198
                                           ALU_or_ram_to_a
                                                                            <= '0';
199
200
                           store3
201
                                           load_str_address1
                                                                            <= instr_reg(7 downto 0);</pre>
202
203
204
                     when load1
205
                                           load_str_address1
                                                                            <= instr_reg(7 downto 0);</pre>
                                                                            <= '1';
<= "10";
207
                                           sel_pc_str_ld_add_nop
                                                                            <= "000";
208
                                           op_select_ALU
209
                                           A_enable1
                                                                            <= '1';
210
211
                     when load2
212
                                           load_str_address1
                                                                            <= instr_reg(7 downto 0);</pre>
213
214
215
                     when load3
216
                                           load_str_address1
                                                                            <= instr_reg(7 downto 0);</pre>
217
218
219
                     when load4
220
                                           load_str_address1
                                                                            <= instr_reg(7 downto 0);</pre>
221
                                           ALU_or_ram_to_a
                                                                            <= '1';
222
223
                     when jump1
                                                                            <= instr_reg(7 downto 0);</pre>
224
                                           jump_add_pc
                                                                            <= "10";
225
                                           select_line_of_pc
                                                                            <= '1':
226
227
228
229
                     when jneg
230
                                           jump_add_pc
                                                                            <= instr_reg(7 downto 0);</pre>
                                                                            <= "10";
231
                                           select_line_of_pc
                                                                            <= '1';
232
                                           en
233
234
235
236
                     when nop
237
                                           nop_address1
                                                                            <= instr_reg(7 downto 0);</pre>
                                                                            <= "11";
<= '1';
238
                                           \verb|sel_pc_str_ld_add_nop|
239
                                           en
240
241
242
                     when others
                                       => null;
243
244
             end case;
245
           end process;
246
           end moore;
```

9.6 INSTRUCTION REGISTER CODE

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

entity IR_reg is
Port ( clk,reset :in STD_LOGIC;
IR_enable :in std_logic;
```

```
:in STD_LOGIC_VECTOR (15 downto 0);
8
                  IR INstruc
                  IR_out
                                 :out STD_LOGIC_VECTOR (15 downto 0)
10
               );
11
   end IR_reg;
12
13
   architecture rtl of IR_reg is
14
15
    process ( clk,reset)
16
     begin
17
            if reset = '1' then
                 IR_out <= (others=>'0');
19
20
            elsif rising_edge(clk) then
21
                 if IR_enable='1' then
                     IR_out <= IR_INstruc;</pre>
23
                 end if;
            end if;
24
25
    end process;
   end rtl;
```

9.7 MEMORY INTERFACE (MIF) CODE

```
LIBRARY IEEE;
    USE IEEE.STD_LOGIC_1164.ALL;
\frac{1}{3}
    USE IEEE.STD_LOGIC_UNSIGNED.ALL;
5
    entity MIF is
6
        Port (
                                            :in STD_LOGIC_VECTOR (7 downto 0);
7
                 pc_address
8
                 0E
                                            :in STD LOGIC;
9
                 wr
                                            :in STD_logic;
10
                 en
                                            :in std_logic;
                                            :in STD_LOGIC_VECTOR (7 downto 0);
:in STD_LOGIC_VECTOR (7 downto 0);
11
                 add address
12
                 load_store_address
13
                 {\tt Nop\_address}
                                            :in STD_LOGIC_VECTOR (7 downto 0);
14
                 sel_pc_str_ld_add_nop
                                            :in STD_LOGIC_vector(1 downto 0);
:in STD_LOGIC_VECTOR (15 downto 0);
15
                 {\tt data\_out}
                                            :in STD_LOGIC_VECTOR (15 downto 0);
16
                 A_{to}MIF_{data}
17
                 A_{in}
                                            :out STD_LOGIC_VECTOR (15 downto 0);
                                            :out STD_LOGIC_VECTOR (15 downto 0);
18
                 MIF\_to\_mem
19
                 0E1
                                            : out STD_LOGIC;
20
                 wr1
                                            :out STD_logic;
21
                 en1
                                            :out std_logic;
22
                 Address
                                            :out STD_LOGIC_VECTOR (7 downto 0);
23
                 hexa_disp
                                            :out STD_LOGIC_VECTOR (15 downto 0);
^{24}
                 ALU_portb_in
                                            :out STD_LOGIC_VECTOR (15 downto 0);
25
                 IR_in
                                            :out STD_LOGIC_VECTOR (15 downto 0)
^{26}
                );
27
    end MIF;
28
    architecture rtl of MIF is
30
31
32
    process (pc_address,add_address,load_store_address,Nop_address,sel_pc_str_ld_add_nop) is
34
35
      case sel_pc_str_ld_add_nop is
36
           when "00" =>
              Address <= pc_address;
39
           when "01" =>
40
              Address <= add_address;
           when "10" =>
41
              Address <= load_store_address;
43
           when others =>
              Address <= Nop_address;
45
      end case;
46
    end process;
```

```
48 | OE1
                <= 0E:
49
   wr1
                <= wr;
               <= en;
51
    MIF_to_mem <= A_to_MIF_data;
53
    process (data_out,sel_pc_str_ld_add_nop) is
    begin
55
                    <= x"0000";
56
    ALU_portb_in <= x"0000";
57
    A_{in}
                   <= x"0000";
    hexa_disp
                   <= x"0000";
59
    case sel_pc_str_ld_add_nop is
when "00" =>
IR_in <= data_out;</pre>
60
61
      when "01" =>
63
     ALU_portb_in <= data_out;
     when "10" =>
65
                    <= data_out;
     Ain
67
     when others =>
     hexa_disp
                    <= data_out;
69
     end case;
70
71
    end process;
73
74
    end rtl;
```

9.8 PROGRAM COUNTER CODE

```
LIBRARY IEEE;
1
2
   USE IEEE.STD_LOGIC_1164.ALL;
3
    USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5
    entity program_counter is
                                   :in STD_LOGIC;
       Port ( clk
                 reset
                                   :in STD_LOGIC;
                 Jump_to_address
                                  :in STD_LOGIC_VECTOR (7 downto 0);
9
                 op_select
                                   :in STD_LOGIC_VECTOR (1 downto 0);
10
                pc_out
                                   :out STD_LOGIC_VECTOR (7 downto 0)
11
   end program_counter;
13
14
15
   architecture rtl of program_counter is
     signal current_pc: std_logic_vector( 7 downto 0) := X"00";
16
17
18
19
     process (clk,reset)
20
     begin
21
       if reset = '1' then
             current_pc <= X"00";</pre>
22
        elsif rising_edge(clk) then
23
         case op_select is
when "00" => -- NOP, keep PC the same/halt
when "01" => -- increment
24
25
26
27
              current_pc <= std_logic_vector(unsigned(current_pc) + 1);</pre>
28
            when "10" =>
              current_pc <= Jump_to_address;</pre>
29
30
            when "11" => -- Reset
              current_pc <= X"00";</pre>
31
            when others =>
32
          end case;
33
34
        end if;
35
     end process;
36
37
     pc_out <= current_pc;</pre>
38
39
    end rtl;
```

9.9 ROM FOR SEVEN SEGMENT DISPLAY CODE

```
LIBRARY IEEE;
    USE IEEE.STD_LOGIC_1164.ALL;
 5
    package rom is
 6
7
      subtype rom_word is std_logic_vector(6 downto 0);
 8
      type rom_table is array (0 to 15) of rom_word;
 9
                                                                 "0000001",
10
      constant rom: rom_table:= rom_table'(
11
                                                                 "1001111",
                                                                 "0010010",
12
                                                                 "0000110",
13
                                                                "1001100",
"0100100",
14
15
                                                                 "0100000",
16
                                                                 "0001111",
"0000000",
17
18
                                                                 "0000100",
19
20
21
22
                                                                 "0001000",
                                                                "1100000",
"0110001",
"1000010",
23
24
25
26
27
                                                                 "0110000",
                                                                 "0111000");
      end;
28
    LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
29
31
32
    USE WORK.ROM.ALL;
33
34
      Entity rom_disp is
        port(addr
                        :in std_logic_vector(3 downto 0);
35
36
              q
                          :out std_logic_vector(6 downto 0)
37
38
39
           end;
40
41
       architecture rtl of rom_disp is
42
      begin
43
         q <= rom(to_integer(unsigned(addr)));</pre>
```