


Fully-Passive UHF RFID Temperature Sensor

ツ Features


- ✓ EPCTM Class1 Gen2 compliant
- √ Embedded Temperature Sensor
- ✓ Extended Temperature Range -40 to +125 °C (-40 to +257 °F)
- √ Fully passive
- ✓ Sensitivity < -15 dBm (up to 7 meters reading range) with 2.14 dBi dipole antenna
- ✓ 512 bits of non-volatile memory (EEPROM) organized in 4 banks (UII/EPC, User, TID, Reserved)
- ✓ Forward link data rates: 26.7 to 128 kbps assuming equiprobable data
- Return link data rates: 40 to 640 kbps with subcarrier modulated data rates of 0.625 to 320 kbps



どApplications

- ✓ Condition monitoring
- ✓ Supply chain management, tracking and tracing
- Cold chain monitoring

ッTypical Setup Configuration



ツ Description

AS321x is a family of passive UHF RFID chips embedding an analog sensor interface and internal sensors. AS321x chips are fully compliant with EPCTM Class-1 Generation-2 for UHF RFID applications and RAIN-RFID standards, so they can be interfaced by any standard reader, with no need for any custom command or pre-charge sequence, and achieve state-of-the-art sensitivity performance, including sensor biasing and readout.

In a passive mode, the harvested energy from the RF field is enough to enable all tag functionality, including sensor measurements. The chip design is optimized for passive operation, however, a battery can be added to operate in Battery-Assisted-Passive

(BAP) mode and slightly increase the read range.

Each chip embeds 512 bits of low-power non-volatile memory (EEPROM) organized in 4 banks supporting the EPC data structure, and delivered with a Unique Identifier (UID) to ensure full traceability. Sensor data are available on demand by a simple read command in the memory, following EPC standard.

AS3213T.5 is the product variant embedding an internal temperature sensor and its acquisition channel, including an amplifier and a 10-bit Analog to Digital Converter (ADC).



ッPin Description

QFN24

Marking view Dimensions 4 x 4 x 0.5 mm




Figure 1: QFN24 pinout

Notes:

For RFID applications, only pads 5, 6, 7 and the thermal pad must be connected. Most of the others are for SPI communication, which is not described here.

Bare Die

Active area (pads side) view Dimensions 1300 x 1187 µm




Figure 2: Bare die pinout.

Notes:

IO pads are on the top.

DXF files available on www.as321X.com

Pin	Name	Type	I/O	Description
1	NC	NA		Not Connected
2	TEST_OUT	D	0	Digital output test pin
3-4	NC	NA		Not Connected
5	RFIN	RF	1	Antenna input
6	RF_VSS	Α	1	For antenna connection only (RF ground)
7	VBAT	А	ı	Connect to RF_VSS for passive operation External Power Supply in BAP operation [1.8V;2.5V] *
8	AVDD_REG	Α	0	1.0V Regulated Power Supply
9	MOSI	D	1	1.8V SPI MOSI signal
10	MISO	D	0	1.8V SPI MISO signal
11	NCS	D	1	1.8V SPI Chip Select
12	SCK	D	1	1.8V SPI Clock signal
13	NC	NA		Not Connected
14	NRESET	D	1	1.8V external reset for digital part in SPI mode
15	CLK_EXT	D	1	External clock for digital part in SPI mode
16	NC	NA		Not Connected
17	VDD_SPI	А	1	SPI 1.8V Power supply
18-24	NC	NA		Not Connected

Table 1: QFN pinout table. A: Analog, D: Digital

^{*} For write operation in the NVM, power supply should be higher than 2.2V.



Package	Body size	Shipment condition	Comment
QFN	4 x 4 x 0.5 mm	Waffle box	10 units/box
		Tray [45 x 18]	MOQ 100 chips
Bare die	1.3 x 1.187 x 0.25 * mm	Waffle box	400 dies per box Bumped dies (for flip-chip assembly)
		Full 8" wafer	Wafer diced on frame >15K known good dies per wafer; emap provided; bumping option.

Table 2: Delivery format

^{*} On demand: custom thinning to any value from 125 to 780 $\mu m.$



ッSpecifications

ツ Absolute Maximum Ratings

Parameter	Min.	Max.	Unit
Storage Temperature	-50	150	°C
Voltage on all pads/pins (except GND)	0	3.3	V
RF power into pad/pin RFIN		15	dBm
Electrostatic discharge on all pads except RFIN	-1000	1000	V
Electrostatic discharge on RFIN	-500	500	V

Table 3: Absolute maximum ratings

ESD are Human Body Model (HBM) values.

Stresses above these listed maximum ratings may cause device permanent damages. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

ツ Performances specifications


Parameter	Conditions	Min.	Тур.	Max.	Unit
Operating conditions					
Operating temperature		-40		+125	°C
Max RF power at RFIN				15	dBm
RF carrier frequency		860		960	MHz
Electrical Characteristics @25 °C	•				
Battery voltage for EEPROM read operation		0.9		3.3	V
Battery voltage for EEPROM power check, erase, and write operations		1.8		3.3	V
Average battery current in Sleep mode (No RF applied to the antenna)			3.8		μΑ
RF Characteristics @25 °C	•				
	Die form @ Pin=-10dBm				
	Fcarrier = 866MHz		7-j406		Ω
Input impedance	Fcarrier = 915MHz		8.5-j383		Ω
input impedance	QFN24 @ Pin=-10dBm				
	Fcarrier = 866MHz		23-j213		Ω
	Fcarrier = 915MHz		30-j195		Ω
Write sensitivity in passive mode			-12		dBm
Read sensitivity in passive mode			-13		dBm
Write sensitivity in BAP	VBAT=2.2V		-16		dBm
Read sensitivity in BAP	VBAT=2.2V		-16		dBm

Table 4: Specifications table



ツ Delivery information ッ QFN24 Package








Figure 3: QFN24 package drawings




Figure 4: QFN24 Recommended landing pattern

ツ Bare Dies in 200 mm wafer


Wafer information:

→ 200 mm wafers on blue foil

→ Wafer Thickness: 250 µm *

→ Number of good dies / wafer: >15K

Cell Size (die + scribe	X = 1.38 mm
line)	Y = 1.267 mm
Reticle Size	X/cell = 15
	Ycell = 18
Offset Value	X = -7.78
	Y = -10.809 mm
Alignment Mark	(77.8, 54.5)
	(-77.8, -54.5)
Alignment Mark	0.8 mm
Tolerant Distance	
Notch reserved distance	9 mm
Start distance	9 mm
Ring edge	3 mm
Photo die number	16157



^{*} On demand: custom thinning to any value from 125 to 780 μm .



Die information:

Dimensions: 1.3 x 1.187 x 0.25 mm

DXF of the bumped die available on the support website.

Bump properties:

o Pads size: 70μm x 77μm

o Passivation opening: 66μmx73μm

o Bumps type: Electroplating Au bumps, 25 μm thickness

AS3213T.5, bump view Flip RF_VSS AVDD_SPI

Flipped AS3213T.5, seen by transparency

Figure 5: Recommended landing pattern for flip-chip assembly of bumped dies (front assembly view, **flipped die**)



ツ Product Support

Application Notes can be found on ASYGN support site: https://as321x.asygn.com/

General company information: www.asygn.com

Customer support mail: support@asygn.com

ップ Revision History

Revision	Date	Comment	
1.0	2022-11-09	Initial version	
1.1	2023-02-10	Minor updates	
2.0	2023-05-31	Document reorganization	
3.0	2025-07-30	Datasheet updated; minor updates in this document	

ツ Disclaimer

Information furnished by ASYGN is believed to be accurate and reliable. However, no responsibility is assumed by ASYGN for its use, nor for any infringements of patents or other rights of third parties that may result from its use.

Specification subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of ASYGN. Trademarks and registered trademarks are the property of their respective owners.