FSD 1 Fxam 1 Cheat Sheet

Tuesday, October 1, 2024 17:52

E.S.

- Specific application that is Known at Jesigh time.

- Not frogrammable by end user

- oftimized fixed runtime requirements.

PC

- Broad Class of applications.

- frogrammable by end user.

- facter is better.

Assembelly

Specific to a given processor.

Mnemonics = names of low level machine instructions. Labels = names of variables or mem addresses Directives: Jefine Sara and Constants.

Macros: facilitate the inline expansion of text

into other code.

Registers

32 total

Ro always holds O

E.S. Components

- Processor

- Memory

- I.O.

E.S. Tech

ASIC- Application Specific IC

- fixed in Silicon

ASSP - Application Specific Standard Parts

- fixed in silicon

Soc - System on Chil

- fixed in Silicon

SOPC - System on Programmable Chip

FPGA - not fixed in Silicon.

CoRes

IP-Intellectual property

- Ready male function that you can instantiate in your design.

Soft processor - uprocessor fully described in Soft Ware, Usually in an HDL, Which can be Synthesized in Programmable hardware.

Hard processor - processor is embedded in the silicon of the FPGA.

CIS(

- Complex instr. Set computer

- Emphasis on HW, simple SW

- Multiclock, Complex instr

- Mem - to-Mem, load and

Store incorporated into instr. - Small code Sizes, high

Cycelps/second.

- Transistors used for

Storing complex instr.

RISC

-Reduced Instr. set computer.

- Emphasis on SW, simple HW.

- Single Clock.

- Register-to-Register, load

and Store are independent to instr.

- Large code, low cycles /sec

- Spends more transistors on Mem. registers.

C Review

Scole: Part of a program within which a name can be used.

Visibility; Region of Program text from Which the object associated with the name can be legally accessed.

Type sef: Creates Custom datatypes. Prefrocessor: fart of Compiler.

- # include, # if nlef, # lefine, etc.

Type Qualifiers:

Volatile: Can Change beyond control

of program.

Polling Vs Int.

Polling: programmed controls I/o device access. Tht: Device has ability to alert processor when servicing is needed.

TSR".

- Int. Landler.

- should be Kept Short.

- Each ISR handle one specific device.

- first should verify source of int.

- last should be to clear int. event.

Type Qualifiers: Volatile: Can Change beyond control of program. Restrict: Pointer it is qualifying is the Only direct or non direct way of accessing. Bitwise ops: Storage classes; & - and 0 (pp -| - or - register , - ×01 - extern CC - Stiff left - Static >> - Shift right

- last should be to clear int. event.

Altera Avalon Interface.

- Provides easy connection to components,

- first should verify source of int.

- Use interface for custom component.
- Component can include any # of Avalon interfaces.
- Avgion interfaces are ofen Standard.
- Each A.i. defines its own
- Signals and behavior.

Interrupts:

level; intr. Sig. by Steady State of line (1 or 0) As long as signer stags asserted an int. Would be issuel.

 $\sim -1/5$ Complement

Edge" int. signaled by a level transition on line.

Avalon Conjuits'

- Used to group together an arbitrary Collection of Signals.

- used to route Signals out of / into QSYS System.

I/O Devices'.

- provide/ receive info to/from processor.

- Uint32 *ptr32 = 0x0018; // uin32 is 4 bytes
 *(ptr32 + 8) = 0x00000004; // Increment address 8 times by 4 .(0 through 8)
- $\frac{1}{1000018 + 1} = 000018 + 000022$
- // 18 = 24 in decimal // 24 + 32 = 56
- // 56 = 38 in hex // 0x0038;
- // 0x00000004 is being stored in 0x0038 memory location.

#define BASE_ADDRESS 0x12345678 uint16* my_device = (uint16*)BASE_ADDRESS *(my_device+2) |= 0x02; /* Enable interrupt in bit 2 of key interrupt mask register */