

Name: XXXX

ASU ID: XXX


# EEE 525

## LAB 4

### Milestone2 Report

#### Architecture/High-level Block Diagram:

Module (gcn)



*High-level block diagram*


Name: XXXX

ASU ID: XXX

## ➤ Design decisions: (with 1-2 appropriate figures)

We have designed the GCN module for a node classification application as follows:


- XXX.
- XXX:



- Representation of pipeline stages in design

## ➤ Total Latency:

- Total Latency: **xxx ns, at the clock frequency of xxx MHz.**
- Screenshot of Modelsim:



post APR simulations screenshot

Name: XXXX

ASU ID: XXX

➤ **Power:**

- Total Power (From Innovus): **xx mW**


```
Total Power
-----
Total Internal Power:
Total Switching Power:
Total Leakage Power:
Total Power:
-----
```

➤ **Area:**

- Standard cells + Filler cells: **xxx mm<sup>2</sup>**

```
=====
Floorplan/Placement Information
=====
Total area of Standard cells:
Total area of Standard cells(!
Total area of Macros:
Total area of Blockage
Total area of Pad cell
Total area of Core: 1
Total area of Chip: 1
```

*Snippet from log*



*Design x and y dimensions screenshot*

Name: XXXX

ASU ID: XXX

➤ **Innovus density:**


- Before filler cell insertion: **XXX**

```
Density:
(
Routing Overflow:
-----
**optDesign ...
*** Finished optDesign ***
```

➤ **Number of gates:**

- **Gates = xxx**
- **Cells = xxx**


**Behavioral Verilog – Simulation:**



*Correctness of the module with behavioral Verilog*


ASU ID: XXX

### Post Synthesis – Simulation:



### Correctness of the module with post-synthesis Verilog netlist

**Post APR – DRC Check:**






Name: XXXX

ASU ID: XXX

### Post APR – LVS Check:



### **Note:**

If you have any additional comments, you can briefly document them here.