Skip to content

/ digilent-mig

2 stars 1 fork
Star
Watch
master
1 branch 0 tags
Go to file
Code
Clone

Use Git or checkout with SVN using the web URL.

Latest commit

 

Git stats

Files

Permalink
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
Arty-S7-50
 
 
README.md
 
 

README.md

This Repository holds Xilinx Memory Interface Generator (MIG) settings for Digilent boards. These settings can be imported directly in the MIG IP Core in Vivado.

About

No description, website, or topics provided.

Resources

Readme

Releases

No releases published

Packages

No packages published
You can’t perform that action at this time.