No description, website, or topics provided.
Clone or download
sbobrowicz Add support for Arty S7-50
Initial commit, adding support for the Arty S7-50.
Latest commit 06fa767 Aug 18, 2017
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
Arty-S7-50 Add support for Arty S7-50 Aug 18, 2017
README.md Add support for Arty S7-50 Aug 18, 2017

README.md

This Repository holds Xilinx Memory Interface Generator (MIG) settings for Digilent boards. These settings can be imported directly in the MIG IP Core in Vivado.