


Part A:









Looking at the trends for the miss ratio of both MiniFE and XSBench, the miss ratio decreases as the cache size is increased. The number of hits increases while the number of misses decreases as the size of the cache increases. This is probably due to having more rows to access to.

Part B:











There seems to be more memory writes for a write through than write back. The only thing that drastically changes is the XSBench's memory writes going by the write back and write through trends. The amount of writes and reads decreases as the cache size increases. This is probably due to having more hits and less misses.


Part C:















Miss ratio decreases as associativity approaches 8 but then increases slightly after 8 making a bell curve like trend for MiniFE. Miss ratio keeps decreasing after 8 for XSBench. This is probably due to XSBench having more hits than misses.

Part D:









Comparing the miss ratio for both FIFO and LRU, LRU seems to be better for getting less miss ratio but with a chance of having more if the cache size is increased. The miss ratio for FIFO seems to be consistent after associativity of 1. Both LRU and FIFO have the same miss ratio at associativity of 1.