

Elektrotechnik und Informationstechnik, Stiftungsprofessur hochparallele VLSI Systeme und Neuromikroelektronik

## **Circuit and System Design**

Verilog Hardware Description Language







- Verilog HDL
  - Overview
  - Basics
  - Procedures
  - Hierarchical Elements (modules, functions, tasks)
  - Gate-Level Modeling
  - Behavioral Modeling
  - System Functions
- Circuit Simulation and Verification



#### This lecture will:

- Present basic concepts of Verilog HDL
- Give methods for describing and modeling digital circuit blocks
- Give verification strategies
- → Fundamentals for the use of verilog during lab excercies
- Give motivation for self-study
- This lecture will NOT:
  - Provide a complete language reference of the Verilog HDL
  - Replace the exercises in lab excercies



## **Verilog - Overview**



- Hardware Description Language HDL
- Description of digital circuits in machine-readable text form
- Application for
  - Modeling
  - Simulation
  - Verification
  - Synthesis
- Ability to describe Hardware properties, e.g.
  - Sequential processes
  - Parallel processes

## Verilog Hardware Description Language

- 1983/84 developed by Phil Moorby (Gateway Design Automation) as Simulation language "Verilog"
- 1985 extended language scope and simulator "Verilog-XL"
- 1988 available synthesis tools based on Verilog (Synopsys Design Compiler)
- 1990 Acquisition by Cadence Design Systems
- 1993 85% of all ASIC chip designs in Verilog
- since 1995 open standard → IEEE Standard 1364-1995 (Verilog-95)
- 2001 extension IEEE Standard 1364-2001, "Verilog2001"



#### Standard

- IEEE Standard Verilog® Hardware Description Language; IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)
  - Available on IEEE Explore
- Books
  - HDL Chip Design; Douglas J. Smith; Doone Publications; 1996
  - The Verilog hardware description language; Thomas, Donald E.;
     Moorby, Philip R.; Springer; 2002
- Online Tutorials
  - http://www.asic-world.com/verilog/veritut.html
  - http://www.ece.umd.edu/courses/enee359a/verilog\_tutorial.pdf

# TECHNISCHE UNIVERSITÄT DRESDEN

### Abstraction Levels of Verilog Descriptions

- Algorithmic/Behavioral
  - High-level design construct
- Register-Transfer-Level (RTL)
  - Data flow between registers
  - Basis for synthesis
- Gate-Level
  - Description of logic gates and their connections
- Switch-Level
  - Description of circuits (Transistors) as well as storage nodes

```
...
wire out, in1, in2;
nor(out,in1,in2);
...
```

```
...
wire g, s, d;
nmos(d,s,g);
...
```

Overall simulation of all abstraction levels is possible



#### VerilogA

- A language for modelling analog components (time and value continuous)
- No pure digital Verilog construct is possible
- Simulation requires pure analog simulator
- Applications:
  - Building blocks modeling
  - Modeling of analog components (e.g. OPAmp)
- VerilogAMS
  - Extension of Verilog language scope for modeling analog signals
  - allowed Mixed-Signal Simulation using digital and analog solver
  - Applications:
    - Modelling of Mixed-Signal systems
- System Verilog
  - Hardware description and verification language (HDVL)
  - Contains more complex data types (similar to C/C++), object-oriented programming is possible as well as verification
  - Applications:
    - Modelling and verification of more complex systems
    - Test benches and Verification IP



## **Verilog - Basics**



```
\begin{array}{c} my\_module \\ \hline \\ a\_i \\ c\_o \\ \hline \\ b\_i \end{array}
```

```
Company : tud
// Author : hoeppner
// E-Mail : <email>
// Filename : my module.v
// Project Name : p cool
// Subproject Name : s_cool28soc

// Description : <short description>

// Create Date : Mon Jan 30 14:10:45 2012

// Last Change : $Date: 2012-10-24 12:07:59 +0200$
            : $Author: scholze $
//by
module my module (a i, b i, c o);
 input a i;
 input b i;
 output c o;
endmodule
```

- Coding Guideline:
  - for RTL 1 module per Verilog .v File
  - for libraries (e.g. standard cells) several modules per file



Verilog describes 4 logic levels

• logic 1

: 1'b1

• logic 0


: 1'b0

• High impedence/tri-state : 1'bz

• unknown : 1'bx











- There is 2 different data types for describing electrical signals:
- "Net" data type
  - Stores no values
  - Must be continuously driven
  - Example:
    - wire → electrical conductor
- "Register" Data type
  - Abstraction of a storage node
  - Describes "Register" in simulator
  - Stores value between individual assignments
  - Examples:
    - reg → logic Signal
    - integer → 32 Bit "Register"
    - real → real number
    - time → point in time
  - Be aware: Register Data type can be used to describe:
    - Combinatinal signals
    - memories (Latch, FlipFlop, SRAM)






- Describes electrical signals
- Continuous assignment for values through
  - assign statement
  - Gate or switch
  - Module instances
- Behaves in multiple assignments:


wire	0	1	X	Z
0				
1				
X				
Z				







- Register Data type reg as Abstraction of a storage node
- Describes "Register" in simulator
- Assignments by processes
- Stores values between individual assignments







- Register Data type reg can describe:
  - Combinational signals
  - Latches and RAM cells (state-control)
  - Flip-Flops (edge-control)

```
//combinational
wire a;
reg b;
always @(a) begin
   b=a;
end
```

```
// D-FlipFlop
wire d,clk;
reg q;
always @(posedge clk) begin
    q<=d;
end</pre>
```

```
// D-Latch
wire d,clk;
reg q;
always @(clk or d) begin
  if (clk==1'b1) q<=d;
end</pre>
```





# The reg data type does not necessairly describe a physical register!



Clear assignment of constants is possible:

```
//Example of constant assignment
//sized
reg [7:0] a =8'd23; //decimal value
reg [7:0] b =8'b00010111; //binary value
                  //hexadecimal value
req [7:0] c =8'h17;
//unsized
                 //leads to 8'b00010111
reg [7:0] d =23;
reg [7:0] e = 'h3;
                 //leads to 8'b0000011
                 //leads to 8'b11110011
reg [7:0] f = 'hf3;
// ' ' for better readability
reg [7:0] f =8'b0001 0111; //binary value
```



- The usage of parameters can make Source Code clearer and easier to be reused (facilitates **Reusability**)
- Parameter acts as a constant value
- Parameters can be overwritten during module instatiation

```
//Example of module with parameters
module incrementer (in_i,out_o);
  parameter C_DWIDTH=4;
  parameter C_STEP=2;

input [C_DWIDTH-1:0] in_i;
  output [C_DWIDTH-1:0] out_o;

assign out_o=in_i+C_STEP;
endmodule
```




- Signals and module pins can be collected into Buses
- Examples:

```
//8-Bit Register without Reset
module reg_8 (clk, d_i, q_o)
  input clk;
  input [7:0] d_i;
  output [7:0] q_o;
  reg [7:0] q;
  always @(posedge clk) begin
        q<=d_i;
  end
  assign q_o=q;
endmodule</pre>
```

```
//signal assignments with Buses
wire a;
wire [7:0] b,c,d,e; //8-Bit Bus
reg [3:0] r; //4-Bit Register
assign c=8'b0011 11xz; //8-Bit constant
//Combined Signal (Concatenation)
assign d=\{b[6:4],1'b0,c[3:0]\};
//Zuweisung von 8'b00000000
assign e = \{8\{1'b0\}\};
always @(b) begin
  r[3:0]=b[3:0]; //assigning part of a word
end
```



Memory blocks can be defined as Arrays



```
wire we;
wire [4:0] addr;
wire [7:0] data write;
wire [7:0] data read;
  memory array
reg [7:0] memory 32x8 [0:31];
//write logic
always @(data write or we or addr) begin
  if (we==1'b1) begin
      memory 32x8[addr]=data write;
  end
//continuous read
assign data read=memory 32x8[addr];
```



Signal drivers can have different driving strengths

				_
	Name	Level	Abbr.	
	supply1	7	Su1	
	strong1	6	St1	← Default
	pull1	5	Pu1	
1	large1	4	La1	
	weak1	3	We1	
	medium1	2	Me1	
	small1	1	Sm1	
	highz1	0	HiZ1	
	highz $0$	0	HiZ0	
	small0	1	Sm0	
	medium0	2	Me0	
0	weak0	3	We0	
	large0	4	La0	
	pull0	5	Pu0	
	strong0	6	St0	<b>←</b> Default
	supply0	7	Su0	



#### Continuous Assignment

```
//Examples of driving strengths of continuous assignment
assign (strong1, pull0) a = b; //Unsymmetrischer Treiber
assign (highz1, strong0) c = d; //Open-Drain Treiber
```

#### Gate Circuits

```
//Examples of driving strengths of gates
and (strong1, pull0) (out,in1,in2);
nor (strong1, highz0)(out,in1,in2);
```




## Combination of different driving strengths

Nets can be driven through multiple assignments

```
//Example of driving strengths
wire a, b, c;
assign (strong1, pull0) a = b;
assign (pull1, strong0) a = c;
```

- Conflicts in interconnects can be resolved
- Most important cases:
  - Different driving strengths; different logic levels
    - → logic level for stronger signal
    - → driving strength for stronger signal
  - Same driving strengths; different logic levels
    - → logic level is 1'bx with the same driving strength
- Examples:





#### Operators combine and/or modify signals

{}	concatenation	
+ - * /	arithmetic	
9	modulus	
> >= < <=	relational	
!	logical negation	
& &	logical and	
	logical or	
==	logical equality	
! =	logical inequality	

~	bit-wise negation
&	bit-wise and
	bit-wise or
^	bit-wise xor
^~ or ~^	bit-wise equivalence
& &	logical and
&	reduction and
	reduction or
^	reduction xor
^~ or ~^	reduction xnor
<<	left shift
>>	right shift
?:	conditional



! ~	Highest priority
* / %	
+ -	
<< >>	
< <= > >=	
== != === !===	
&	
^ ^~	
& &	
	<b>↓</b>
?:	Lowest priority

//Example of priorities of operators
wire a,b,c,d;
assign a= d==c&b ? d|b&c : c;

d	С	b	a	
0	0	0		
0	0	1		<b>←</b>
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1	-	-



Examples of arithmetic operators

```
wire [4:0] a,b,c,d,e,f;

//Arithmetic Operators
assign a= 27+2'b01; // Result 28
assign b= 27+5; // Result 0
assign c= 27-2'b01; // Result 26
assign d= 3*2; // Result 6
assign e= 5/2; // Result 2
assign f= 10%3; // Result 1
```



## Logical Operators and Comparison Operators

• Examples of logical operators and comparison operators

```
wire a,b,c,d,e,f,g,h,i,j;

//Relational and Logic operators
assign a=(2'b01==2'b10); //Result 1'b0
assign b=(2'b01!=2'b10); //Result 1'b1
assign c=(1'bx===1'bx); //Result 1'b1
assign d=(1'b1&&(2'b10>=2'b01)); //Result 1'b1
```

Comparis	Comparison Operators			
a === b	a equals b, including x and z, <b>not synthesizable!</b>			
a !== b	a not equal b, including x and z, <b>not synthesizable!</b>			
a == b	a equals b, result can be x			
a != b	a not equal b, result can be x			

### Bit-wise and Reduction Operators

#### Examples of Bit-wise and Reduction Operators

```
wire [3:0] a,b,c,d;

//Bitwise operators
assign a=4'b0010&4'b1110; //Result 4'b0010
assign b=4'b0010|4'b1110; //Result 4'b1110
assign c=4'b0010^4'b1110; //Result 4'b1100
assign d=~4'b0010; //Result 4'b1101
```

```
wire a,b,c,d;

//Reduction operators
assign a=&4'b0010; //Result 1'b0
assign b=|4'b0010; //Result 1'b1
assign c=^4'b0010; //Result 1'b1
assign d=^~4'b0010; //Result 1'b0
```

~	
0	1
1	0
Х	Х

&	0	1	Х
0	0	0	0
1	0	1	Х
Х	0	Х	Х

	0	1	Х
0	0	1	Х
1	1	1	1
Х	Х	1	Х

^	0	1	Х
0	0	1	Х
1	1	0	Х
Х	Х	Х	Х

^~	0	1	Х
0	1	0	Х
1	0	1	Х
Х	X	X	Х




Examples of Shift Operators

```
wire [3:0] a,b,c,d;


//Shift operators
assign a=4'b0010 << 1; //Result 4'b0100
assign b=4'b0010 << 2; //Result 4'b1000
assign c=4'b0010 >> 1; //Result 4'b0001
assign d=4'b0010 >> 2; //Result 4'b0000
```





```
//4-to-1 Multiplexer
module mux4 (A3,A2,A1,A0,Z,S1,S0);
   input A3,A2,A1,A0;
   input S1,S0;
   output Z;
   wire $32,$10,$3210;
   //MUX logic
   assign s10 = (S0) ? A1 : A0 ;
   assign s32 = (S0) ? A3 : A2 ;
   assign s3210 = (S1) ? s32 : s10;
   //output assignment
   assign Z=s3210;
endmodule
```





```
//Adder
module adder (sum_o, c_o, c_i, a_i, b_i);
  parameter C_DWIDTH=4;


input [C_DWIDTH-1:0] a_i, b_i;
  input c_i;
  output [C_DWIDTH-1:0] sum_o;
  output c_o;

assign {c_o, sum_o} = a_i + b_i + c_i;
  endmodule
```




### Example: Single-Port SRAM Makro Block

```
module HM 1P core 1cr (CLK I, ADDR I, DW I, WE I, RE I,
CS I, DR O);
  parameter P ADDR WIDTH=8;
  parameter P DATA WIDTH=128;
  input CLK I, WE I, RE I, CS I;
  input [P ADDR WIDTH-1:0] ADDR I;
  input [P DATA WIDTH-1:0] DW I;
  output [P DATA WIDTH-1:0] DR O;
  reg [P DATA WIDTH-1:0] mem [0:2**P ADDR WIDTH-1];
  reg [P DATA WIDTH-1:0] dr r;
  always @(posedge CLK I) begin
     if(CS I==1'b1 && WE I==1'b1) begin
        mem[ADDR I] <= DW I; //write</pre>
     end
     if(CS I==1'b1 && RE I==1'b1) begin
       if (WE I==1'b1) dr r<=DW I; //write through</pre>
       end
  end
  assign DR O=dr r;
endmodule
```



# Example: Single-Port SRAM Makro Block – Timing Diagram





# **Verilog – Procedures**

27.11.2019 © Sebastian Höppner 2016 Folie Nr. 34





- Continuous Assignment (assign)
  - → drives a net (wire) permanently
  - → Value changes as soon as the "inputs" of the assignment change
- Procedural Assignment
  - → writes a value in a Register data type (e.g. reg, integer)
  - → Register data type holds the value until the next procedural access
  - → Assignments are triggered by the control flow blocks (procedures)
    - initial
    - always
    - task
    - function
- Procedures can run in parallel and concurrently

## Continuous and Procedural Assignments

#### Continuous Assignment

#### Procedural Assignment








```
`timescale Ins/Ips
module clock_div ();
  parameter PERIOD=10
  reg clk, clk2;
  initial begin
      clk=0;
      clk2=0;
  end

always #PERIOD/2 clk=~clk;

always @(posedge clk) begin
      clk2<=~clk2;
  end
endmodule</pre>
```





#### initial


- Execution at the beginning of the simulation at time step 0.
- Typical Application
  - Initializing registers
  - Start stimuli (waveforms) in testbench environments

#### Not synthesizable!

```
//Example Initial procedure
reg clk;
reg a_reset_l;
initial clk = 1'b1;

always #(CLKPERIODE/2) clk = !clk;

initial begin
    a_reset_l = 1'b0;
    #33
    a_reset_l = 1'b1;
end
```








```
req clk;
reg a reset 1;
initial clk = 1'b1;
initial clk = 1'b0;
always #(CLKPERIODE/2) clk = !clk;
initial begin
    #33 a reset 1 = 1'b0;
    a reset 1 = 1'b1;
    #33 a reset 1 =1'b1;
end
initial begin
     a reset l = 1'b0;
     #15 a reset 1 = 1'b1;
     #30 a reset 1 = 1'b0;
end
```

- Concurrent execution of procedures is possible
- No x values as in continuous multiple assignment





- Initialization of Register data type is possible with declaration
- Easier for testbenches
- Not synthesizable!

```
//Example initialization of Register data type
reg clk=1'b1;
real a=3.245;
integer i=1;
```



```
//Always Block
always @(...) begin
...
end
```

- Permanent Execution
- Useful application by means of "timing control" statements, e.g.
  - Delayed assignment
  - Event Control
  - Sensitivity Lists
- Suitable for modelling and describing :
  - Sequential Logic
  - Combinational Logic



- Execution of always procedures controlled by "event control statements" @
  - @ <identifier> → signal change (rising or falling edge)
  - @ posedge → rising edge
  - @ negedge → falling edge
- Combination of events with ,OR' is possible

```
// Example

//No Event Control
always #(CLKPERIODE/2) clk = !clk; //permenant Execution

always @(b) a=b; //Assignment triggered by b

always @(posedge clk) q <= d; //rising Clk edge


always @(negedge clk) q <= d; //falling Clk edge</pre>
```



## Example: Flip-Flop with Asynchronous Reset


```
module DFPRQ (D,CP,Q,RN);
input D, CP, RN;
output Q;
reg q reg;
always @(posedge CP or negedge RN) begin
   if (RN==1'b0) begin
      q reg<=1'b0;
   end
   else begin
      q reg<=D;
   end
end
assign Q=q reg;
endmodule
```








- A combinational always block is triggered by a sensitivity list
- Coding Guidelines:
  - All signals on Right-Hand Side in assignments must be included!
  - Left-Hand Side should not be included → No "self-triggering"





- Blocking assignments (=) will be **immediately** executed before the next statement in the procedure
- Interrupt (blocks) the procedural process

```
// Example Blocking Assignment
initial begin
    a=0;
    b=0;
    a= #2 1;
    b= #4 1;
    a= #2 0;
    b=0;
end
```



 Blocking assignments are suitable for describing signal flow (Waveforms, Stimuli)



27.11.2019


- Non-Blocking assignments (<= ) do not interrupt the procedural process</li>
- Execution by the simulator is done in 2 steps:
  - 1. Evaluation of the right side, **assigning** this result to the left side
  - **2. Performing** the assignment at the time of Event Control Statements



 Non-Blocking assignments are suitable for describing sequential logic blocks whose timing is defined by Event Control Statements (e.g. @(posedge clk))

#### Example 1 of Blocking and Non-Blocking Assignments

# Combinational Logic



```
Blocking Assignment
                                           Non-Blocking Assignment
always @(op) begin
                                       always @(Np) begin
                                                  in 2 <= \infty + 1;
          inc1=op+1;
          res1=inc1+1;
                                                   \text{res}2 \leftarrow \text{in} + 1
end
                                       end
          Baseline ▼= 0
   Baseline = 0
   Cursor-Baseline ▼= 4.61ns
                                                1ns
                                                                l2ns
   Name▼
                   Cursor▼
                   'h 04
                               00
                                                                 04
   'h 04
                               00
                                                                 04
   0
                                                                 3
                   'h 3
   ⊕ op[3:0]
                   'h 01
                               00
                                                                 01
   ⊕ • • res2[4:0]
```

00

05

Using Blocking Assignments to describe combinational logic!


'h 05


⊕ --- • res1 [4:0] .



#### Example 2 of Blocking and Non-Blocking Assignments

#### Sequential Logic







 Using Non-Blocking Assignments to describe sequential logic!



#### Example 3 of Blocking and Non-Blocking Assignments


- Only one assignment per always block
- Is using blocking assignments same as using non-blocking assignments?
- Using many of these blocks (e.g. instances of a register)
- Example:







#### Example 3 of Blocking and Non-Blocking Assignments




- Using Non-Blocking Assignments to describe sequential logic!
- Only one assignment per always block as well





- **Delta Cycle:** concept in HDL simulations to arrange events, which event will take place with time interval of 0 (zero)
- Time step: advancing simulation time





Next time step:

No assignment



## → immediate signal assignment

## Simulation of Sequential Logic

```
input clk;
input a;
reg b,c;

always @(posedge clk)
begin
    b <= a;
end

always @(posedge clk)
begin
    c <= b;
end</pre>
```




Delta cycle:

tmp\_b <- a
tmp\_c <- b</pre>

Next time step

b <- tmp\_b c <- tmp\_c



→ Signal assignment when advancing time step



- Control statements can be used inside procedural assignments for conditional execution of blocks
  - if/else , case

```
// Example IF/ELSE
wire [1:0] a;
always @(a) begin
   if (a==0) begin
      b=1;
end
else if (a==1) begin
   b=2;
end
else begin
   b=3;
end
end
```

```
// Example case 1
wire [1:0] a;
always @(a) begin


case (a)
    2'b00: b=1;
    2'b01: b=2;
    2'b10: b=3;
    2'b11: b=3;
endcase
```


```
// Example case 2
wire [1:0] a;
always @(a) begin


case (a)
    2'b00: b=1;
    2'b01: b=2;
    default: b=3;
endcase
```

### Unwanted Description of Latches in Combinational Logic

- For control statements describing combinational logic, Default assignments are mandatory!
- Otherwise, sequential elements (latches) are described












correct description versions:



```
// Example AND case 1
always @(a or b) begin
  case {a,b}
    2'b00: z=0;
    2'b01: z=0;
    2'b10: z=0;
    2'b11: z=1;
  endcase
end
```

```
// Example AND case 2
always @(a or b) begin
  case {a,b}
    2'b11: z=1;
    default: z=0;
  endcase
end
```

```
// Example AND IF/ELSE 1
always @(a or b) begin
  if ((a==0)||(b==0)) begin
    z=0;
end
else begin
  z=1;
end
end
```

```
// Example AND IF/ELSE 2
always @(a or b) begin
  z=1;
  if ((a==0)||(b==0)) begin
    z=0;
  end
end
```



- Blocks can be repeated in loops inside procedural assignments
  - forever → infinite loop
  - repeat → loop for a certain number of times
  - while → loop as long as condition is true
  - for → classic for loop




```
module thermo decoder (bin i, thermo o);
  parameter BINBITS=5;
  parameter THERMOBITS=32;
   input [BINBITS-1:0] bin i;
   output [THERMOBITS-1:0] thermo o;
   reg [THERMOBITS-1:0] thermo o;
   //thermo decoder block
   integer i;
   always @(bin i) begin
      for (i=0;i<THERMOBITS;i=i+1) begin</pre>
         if (bin i[BINBITS-1:0]>i) thermo o[i]=1'b1;
         else thermo o[i]=1'b0;
      end
   end
endmodule
```



```
module clk prescaler (reset q i, clk count i, prescaler i, clk prescale o);
parameter P PRESCALER WIDTH=6;
input reset q i;
input clk count i;
input [P PRESCALER WIDTH-1:0] prescaler i;
output clk prescale o;
reg [P PRESCALER WIDTH-1:0] prescaler reg;
reg clk prescale reg;
always @(posedge clk count i or negedge reset q i) begin
   if (reset q i == 1'b0) begin
      prescaler req<=1;</pre>
      clk prescale reg<=0;</pre>
   end
   else begin
      if (prescaler reg==prescaler i) begin
          clk prescale reg<=~clk prescale reg;</pre>
          prescaler reg<=1;</pre>
      end
      else begin
          prescaler reg<=prescaler reg+1;</pre>
      end
   end
end
assign clk prescale o=clk prescale reg;
endmodule
```









## Summary: Modelling of Combinational Logic

- Using always blocks is possible
- Full Sensitivity List is necessary
- Using Blocking Assignments (=)
- Default assignments or full coding of Control-Statements (if/else, case) to avoid unwanted latches
- assigning combinational signals only in always block (no concurrent assignments)

## Summary: Modelling of Sequential Logic

- Using always blocks is mandatory
- Edge-sensitive Event Control Statement as a trigger (e.g. @(posedge clk))
- Asynchronous set/reset is possible
- Always blocks with asynchronous set/reset must contain all register signals in reset block and functional block
- Using non-blocking assignments (<=)</li>
- Writing signals only in always block (No concurrent assignments)




## Description of Finite State Machine (FSM)


- FSM: Finite State Machine
- Modelled as Moore machine

State transition function: state\_nxt=G(state\_r,in)

Output function: out=F(state\_r)









```
: tud
    Company
                    : hoeppner
: <email>
 // Author
 // E-Mail
// Filename : fsm.v
// Project Name : p_ice
// Subproject Name : s_verilog
// Description : <short description>
// Create Date : Wed Jan 22 10:16:59 2014

// Last Change : $Date$

// by : $Author$
module fsm (reset q i,clk i,start i,valid i,neg i,en o,done o);
input reset q i;
          clk i;
input
input start_i;
input valid_i;
input neg_i;
output en_o;
output
          done o;
```



```
marameter S_IDLE=0;
parameter S_MEAS=1;
parameter S_COMP=2;
parameter S_DONE=3;

//registers
reg [1:0] state_r;

//comb signals
reg [1:0] state_nxt;
reg en;
reg done;
...
```





```
//next state logic
always @(state r or start i or valid i or neg i)
begin
case (state r)
          S IDLE: begin
                    if (start i==1'b1) begin
                              state nxt=S MEAS;
                    end
                    else begin
                               state nxt=S IDLE;
                    end
          end
          S MEAS: begin
                    if (valid i==1'b1) begin
                              state nxt=S COMP;
                    end
                    else begin
                               state nxt=S MEAS;
                    end
          end
```

```
S COMP: begin
          if (neg i==1'b1) begin
                    state nxt=S MEAS;
          end
          else begin
                    state nxt=S DONE;
          end
end
S DONE: begin
          state nxt=S IDLE;
end
default: begin
          state nxt=S IDLE;
end
endcase
end
```






```
//output logic
always @(state r) begin
        //default assignment
        en=0;
        done=0;
        if (state r==S MEAS) begin
                 en=1;
        end
        if (state r==S DONE) begin
                done=1;
        end
end
//output assignment
assign en o = en;
assign done o = done;
endmodule
```



## Example: FSM Waveform





- Use parameters to define the states
- Seperate combinational from sequential circuit blocks
  - Register
  - State transition function
  - Output function
- Do not describe any state transition functions in the sequential part
  - exception: synchronous Reset
- Separate assignment of output signals to the "outputs"



## **Verilog – Hierarchical Design**

27.11.2019 © Sebastian Höppner 2016 Folie Nr. 71



- Verilog provides the ability to partition the design and reuse design elements
  - Module
  - Tasks
  - Functions
- Integration of Code Blocks with File Includes ('include)



#### Declaration

# module my\_module (a, b, c); input a,b; output c; ... endmodule

- Modules can be instantiated
- Inputs can be driven as "reg" and "wire" data types
- Outputs are assigned as "wire" data type (Continuous Assignment)

#### Instantiation

```
reg a0;
wire b0.c0.c1;
my module my module i0 (
        .a(a0),
        .b(b0),
        .c(c0)
my_module my_module_i1 (
        .a(a0),
        .b(c0),
        .c(c1)
```



#### Declaration

```
module my_module (a, b, c);

parameter P0=1;
parameter P1=2;


input a,b;
output c;
...
endmodule
```

- Parameters of modules can be overwritten during instantiation
- Different instances can be parameterized individually

#### Instantiation



# Example: Instantiation and Parameterization Adder Data Path



```
//Adder
module adder (sum_o, c_o, c_i, a_i, b_i);
  parameter C_DWIDTH=4;


input [C_DWIDTH-1:0] a_i, b_i;
  input c_i;
  output [C_DWIDTH-1:0] sum_o;
  output c_o;

assign {c_o, sum_o} = a_i + b_i + c_i;
  endmodule
```

```
wire c0,c1;
wire [4:0] d,s1;
wire [5:0] z;
adder #(.C DWIDTH(4)) adder i0 (
   .sum o(s0),
   .c o(c0),
   .c_i(1'b0),
   .a_i(a),
   .b i(b)
adder #(.C DWIDTH(5)) adder i1 (
   .sum_o(s1),
   .c o(c1),
   .c i(1'b0),
   .a i(\{c0,s0\}),
   .b i(d)
assign z=\{c1,s1\};
```



- Signals in Verilog are globally available
- Instance hierarchies are defined and seperated with ". " from the signal name.
- Not synthesizable!
- Application:
  - Monitoring of Signals in testbenches for debugging and verification
  - For global nets which are not signal pins (e.g. supply voltage)
- Be aware: Signals which are not runnung over the ports are not writable / readable from the outside, even in the implemented circuit!





# Example: FlipFlop Model with Power-Shut-Off


#### Testbench

Full Instantiation

```
module reg pd (d, cp, q);
input d, cp;
output q;
wire pd n;
reg q reg;
assign pd n=(global vars.vdd>0.4);
always @(posedge cp or negedge pd n) begin
   if (pd n==1'b0) q req \leq=1'bx;
   else q reg<=d;</pre>
end
assign q=q reg;
endmodule
```



# Example: FlipFlop Model with Power-Shut-Off





- Functions can encapsulate complex assignments:
  - → Clear Code
  - → Reusability
- Functions have a return value.
- A function definition must include an assignment to the name of the function.
- Functions are executed in one time step.
- A function definition cannot contain any timed execution (Delays, Event Control Statements).
- Functions cannot call tasks.
- A function must have at least one input argument.
- A function definition cannot have any argument of type output or inout.
- → functions are suitable for describing combinational logic



```
/Example Functions
 //Definition
function [5:0] adder_func;
   input [3:0] a,b;
   input [4:0] d;
  begin
      adder func=a+b+d;
   end
endfunction
//function call
assign result_1=adder_func(e,f,g);
always @(opa or opb or opd) begin
   result 2=adder func(opa,opb,opd);
end
```




- Tasks can encapsulate complex assignments, including time sequences:
  - → Clear Code
  - → Reusability
- Tasks can have any number of inputs and outputs.
- Tasks can contain timed execution (Delays, Event Control Statements).
- Tasks can call functions and other tasks.
- Tasks can access global variables.
- Tasks are suitable for describing combinatinal logic, sequential logic and stimuli.



# Example: Task for Clock Pulse Generation


```
reg clk pulse;
initial clk pulse=1'b0;
task clk pulses;
   input integer nr;
   integer i;
   begin
      for (i=0;i<nr;i=i+1) begin</pre>
         #(CLKPERIODE/2) clk pulse=1'b1;
         #(CLKPERIODE/2) clk pulse=1'b0;
      end
    end
endtask
initial begin
          #20 clk pulses(3);
          #40 clk pulses(4);
end
```





Starting the FSM from example in slide 81

```
task run_meas;
begin
    #(CLKPERIODE/2) start=1'b1;
    #(2*CLKPERIODE) start=1'b0;
    wait(done==1'b1);
    #(2.5*CLKPERIODE)
    $display("DONE");
    end
endtask
...
initial begin
    #100 run_meas;
    //do results processing
    #100 run_meas;
    //do results processing
end
```





- Functions and tasks must be defined in the module where they will be used.
- File includes allow the use of predefined code fragments.

```
//Example File Include
module testbench ()

  `include "my_tasks.v"

  `include "my_functions.v"

  `include "stim_clk_gen.v"

  initial begin
  ...
  //testcase code
  ...
end
endmodule
```

```
//my_tasks.v
task my_task1;
...
endtask

task my_task2;
...
endtask
```

```
//stim_clk_gen.v
parameter CLKPERIODE = 10;
reg clk;
initial clk = 1'b0;
always #(CLKPERIODE/2) clk = !clk;
```

//my\_functions.v
function my func1;

function my func2;

endfunction

endfunction



- Verilog have built-in system functions and tasks
- Here are some important ones:
  - \$display
    - Formatted output to the command line
  - \$fopen, \$fwrite, \$fflush, \$fclose
    - Write to a file
  - \$readmemh, \$readmemb
    - Loading a memory from a text file
  - \$random
    - Generating a random number
  - \$dist\_normal
    - Generation of a Gauss-distributed random number
  - \$realtime
    - Return of the current simulation time as real
  - \$finish
    - Stop the simulation



# Example: Loading a memory in the simulation

#### mem\_content.txt

```
12abc 34def 1dead 2bee1
```

```
module mem init;
reg [19:0] memory [0:3];
initial $readmemh("mem content.txt", memory);
                                                           rdata:
integer i;
                                                           0:12abc
initial begin
                                                           1:34def
   $display("rdata:");
                                                           2:1dead
   for (i=0; i < 4; i=i+1) begin
     $display("%d:%h",i, memory[i]); -
                                                           3:2bee1
   end
end
endmodule
```

simulation output




# Example: Oscillator with Jitter

```
parameter NOISE SEED=321;
parameter SIGMA T=0.5;
reg clk jitter=0;
real period jitter=0;
real period=CLKPERIODE;
integer seed=NOISE SEED, mean=0, stdev=1000000, random value int;
always @(period jitter) begin
           period=CLKPERIODE+period jitter;
           if (period<=0) period=0.001;
  end
always @(posedge clk jitter) begin
          random value int=$dist normal(seed, mean, stdev);
          period jitter=random value int/1000000.0*SIGMA T*1.4142135;
end
always #(period/2) clk jitter=~clk jitter;
real period meas=0;
real prev event time=0;
real event time=0;
always @(posedge clk jitter) begin
          prev event time=event time;
          event time=$realtime;
          period meas=event time-prev event time;
end
```



# Example: Oscillator with Jitter






# **Verilog – Modelling of Delays**

27.11.2019 © Sebastian Höppner 2016 Folie Nr. 89






- Abstraction of the delays of combinational logic blocks
- Assignment of delays t<sub>d</sub> for timing arcs
- Consideration in digital circuit simulation
- Modelling in simulation as
  - Inertial Delay or Transport Delay



#### Inertial Delays:


- If the input signal changes after t < t<sub>d</sub> → Generation of a new event, discard the previous event
- Signal propagation to an output signal after the input signals are stable






#### Transport Delays:


- Propagation of all input changes to the output
- Generation of a new event with every input signal change
- Disadvantages of modelling combinational logic:
  - Propagation of even shorter glitches
  - Generating many events → slower simulation












t<sub>PW</sub><t<sub>d</sub>, Transport Delay Model








- Typical error:
  - Default delay assignments in gates (e.g. 1ns)
  - → Pulse of <1ns disapppears!







- Simulation of real signal waveforms (Transistor-Level)
- CMOS buffer chain
  - 1. pulse width: 120ps, t<sub>d,rise</sub> 65ps
  - 2. pulse width: 50ps, t<sub>d.rise</sub> 65ps
    - Output pulse
    - → Inertial Delay Model not valid
  - 3. pulse width: 30ps, no Z-Pulse
    - → Transport Delay Model not valid

- Inertial and transport delay models are idealized assumptions
- Sufficient for gate-level simulations
- The real delay depends on the inner circuit, which is abstracted here!
- → CMOS Circuits









- Assignments can be provided with delays. → #
- 'timescale <unit>/<resolution>
  - <unit>: unit of time measurement
  - <resolution>: time resolution in simulation

```
//timescale definition
// 1 ns unit, 10ps resolution
`timescale 1ns/10ps
module testbench ();
...
endmodule
```

Assignments with delay (#) are not synthesizable!



- Delays can be specified by:
  - Procedural assignments of the right (RHS) and (LHS) left side
  - Continuous assignments on the left side (LHS)

```
reg [3:0] opa, opb;
reg [4:0] res b rhs, res nb rhs, res b lhs, res nb lhs;
wire [4:0] res c;
//continuous
assign #10 res c=opa+opb;
//blocking RHS
always @(opa or opb) res b rhs= #10 opa+opb;
//blocking LHS
always @(opa or opb) #10 res b lhs= opa+opb;
//non-blocking RHS
always @(opa or opb) res nb rhs<= #10 opa+opb;
//non-blocking LHS
always @(opa or opb) #10 res nb lhs<= opa+opb;
```




# Delay Assignment: Continuous Assignment LHS

#### Modeling an inertial delay

```
reg [3:0] opa, opb;
reg [4:0] res_b_rhs,res_nb_rhs,res_b_lhs,res_nb_lhs;
wire [4:0] res_c;
...

//continuous
assign #10 res_c=opa+opb;
```

t [ns]		
20	new event 2→res_c @30	
22	cancel event 2→ res_c @30 new event 4→ res_c @32	
24	cancel event 4→ res_c @32 new event 6→ res_c @34	
26	cancel event 6→ res_c @34 new event 8→ res_c @36	
36	8→ res_c	







# Delay Assignment: Blocking Assignment (RHS)

```
reg [3:0] opa, opb;
reg [4:0] res_b_rhs,res_nb_rhs,res_b_lhs,res_nb_lhs;
wire [4:0] res_c;
...

//blocking RHS
always @(opa or opb) res_b_rhs= #10 opa+opb;
```

t [ns]		
20	trigger always block new event 2→res_b_rhs @30 stay in always block until 30	
22	toggle opb does not trigger!	
24	toggle opa does not trigger!	
26	toggle opa does not trigger!	
30	2→ res_b_rhs	








# Delay Assignment: Blocking Assignment (LHS)

```
reg [3:0] opa, opb;
reg [4:0] res_b_rhs,res_nb_rhs,res_b_lhs,res_nb_lhs;
wire [4:0] res_c;
...

//blocking LHS
always @(opa or opb) #10 res_b_lhs= opa+opb;
```

t [ns]		
20	trigger always block wait until 30	
22	toggle opb does not trigger!	
24	toggle opa does not trigger!	
26	toggle opa does not trigger!	
30	new event 8→res_b_lhs @30 8→ res_b_rhs	








# Delay Assignment: Non-blocking Assignment (RHS)

### Modeling a transport delay

```
reg [3:0] opa, opb;
reg [4:0] res_b_rhs,res_nb_rhs,res_b_lhs,res_nb_lhs;
wire [4:0] res_c;
...

//non-blocking RHS
always @(opa or opb) res_nb_rhs<= #10 opa+opb;</pre>
```

t [ns]		
20	trigger always block new event 2→res_nb_rhs @30	
22	trigger always block new event 4→res_nb_rhs @32	
24	trigger always block new event 6→res_nb_rhs @34	
26	trigger always block new event 8→res_nb_rhs @36	
30	2→ res_b_rhs	
32	4→ res_b_rhs	
34	6→ res_b_rhs	
36	8→ res_b_rhs	








# Delay Assignment: Non-blocking Assignment (LHS)

```
reg [3:0] opa, opb;
reg [4:0] res_b_rhs,res_nb_rhs,res_b_lhs,res_nb_lhs;
wire [4:0] res_c;
...


//non-blocking LHS
always @(opa or opb) #10 res_nb_lhs<= opa+opb;</pre>
```

t [ns]		
20	trigger always block wait until 30	
22	toggle opb does not trigger!	
24	toggle opa does not trigger!	
26	toggle opa does not trigger!	
30	new event 8→res_nb_lhs @30 8→ res_b_rhs	









Delay	Models	Testbench
Continuous Assignment RHS	OK, correct inertial delay modeling	
Blocking Assignment LHS	Not OK	OK, temporal processes/stimuli
Blocking Assignment RHS	Not OK	Not OK
Non-Blocking Assignment LHS	Not OK	Not OK
Non-Blocking Assignment RHS	Transport Delays, BUT: Non-Blocking Assignments for combinational blocks are not OK	OK,Modeling transport delays



# Modelling of Combinational Logic with Delays

- Recommended method for modelling combinational logic with delay:
  - Zero-Delay always block (blocking assignment)
  - Assignment of the delay in continuous assignment (Inertial Delay)

```
reg [3:0] opa, opb;
reg [4:0] res_tmp;
wire [4:0] res;

always @(opa or opb) res_tmp= opa+opb;
assign #10 res=res_tmp;
```

For details:

Correct Methods For Adding Delays To Verilog Behavioral Models (1999) by Clifford Cummings; International HDL Conference 1999 Proceedings



- Complex delay assignment for Gate-Level simulation with specify statement
  - Separate Rising/Falling Delays
  - Sequential models (e.g. posedge CLK → Q Delay)
- Assignment of delays as Inertial Delays for individual Timing Arcs
- Annotating the timings typically by synthesis and Place&Route as a result of Static Timing Analysis (STA)
- Additional Specification of constraints possible
  - Setup & Hold times \$setuphold()
  - Minimum pluse width \$width()



# Example: Behavioral model of a standard cell

```
`celldefine
module H AND2X1 func(B, A, Z);
input A, B;
output Z;
and MGM BG 0 ( Z, A, B );
endmodule
`endcelldefine
`celldefine
module H AND2X1(B, A, Z);
input A, B;
output Z;
H AND2X1 func H AND2X1 inst(.B(B),.A(A),.Z(Z));
specify
          (A => Z) = (1.0, 1.0); // comb arc A --> Z
          (B => Z) = (1.0, 1.0); // comb arc B --> Z
endspecify
endmodule
`endcelldefine
```




# Example: Timing model of a FlipFlop

```
celldefine
module H DFPQX1( D, CP, Q );
input CP, D;
output Q;
req notifier;
wire D delay;
wire CP delay ;
H DFPQX1 func H DFPQX1 inst(.D(D delay),.CP(CP delay),.Q(Q),.notifier(notifier));
   specify
          (posedge CP => (Q : D)) = (1.0,1.0); // seq arc CP --> Q
          $setuphold(posedge CP,posedge D,1.0,1.0,notifier,,,CP delay,D delay);
          $setuphold(posedge CP, negedge D, 1.0, 1.0, notifier, ,, CP delay, D delay);
          $width(posedge CP, 1.0, 0, notifier); // mpw CP 1h
          $width(negedge CP, 1.0, 0, notifier); // mpw CP hl
   endspecify
endmodule
endcelldefine
```




# Example: Simulation with annotated timing





## **Verification**

### Design Flow: Semi-Custom Digital Design






- Proof of conformity of circuit functionality and specification
- If necessary, comparison of conformity with a reference model
- Verification takes place in different hierarchy levels
  - Block → Module → System
- Verification methods
  - Verification by circuit simulation
  - Formal Verification
  - Hardware Emulation/Prototyping (e.g. with FPGAs)
- Current System-on-Chip designs use up to 80% of the design time and resources for verification



```
module testbench ()
                                                                    Reference Model
   //Signals
   reg ...
                                                                    Device Under
   wire ...
   `include "my tasks.v"
    `include "my functions.v"
                                                                        Testcase
                                                                                Testbench
   `include "stim clk gen.v"
   my module dut (
                                                                           testcase.v
      .clk i(clk),
                                                                       testcase.v
      .reset_q_i(reset_q),
      .a_i(a),
                                                               // testcase.v
      .b o(b));
                                                               initial begin
  `include "testcase.v"
                                                               //testcase code
end
                                                               end
endmodule
                                                               Individual simulation
                                                               directories
```



- Usage of waveforms in verification of circuit functionality
  - Advantages ©
    - Intuitive approach
    - Visualizes the behavior of the circuit
    - Gives understanding of the circuit function
    - facilitated debugging
  - Disadvantages 🕾
    - Very time consuming for complex systems
    - Not automated or reproducible
    - Level of verification coverage not measurable



27.11.2019 Folie Nr. 113




- In the description of circuit blocks, conditions for the expected circuit behaviour can be formulated
  - Implementation of detailed specifications at RTL level possible
  - Verification is already supported in the RTL implementation
- Checking the conditions takes place only in the circuit model, not in the realized hardware
- Use of non-systhesizable HDL constructs
- Verification of these conditions in the simulation
- Termination in case of violation of conditions





```
module stack
(reset q i,clk i,push i,pop i,din i,dout o);
parameter DBITS=8;
parameter PTRBITS=3;
parameter DEPTH=5;
input reset q i, clk i, push i, pop i;
input [DBITS-1:0] din i;
output [DBITS-1:0] dout o;
reg [DBITS-1:0] mem r[0:DEPTH-1];
reg [PTRBITS-1:0] ptr r;
reg [DBITS-1:0] do r;
wire [PTRBITS-1:0] ptr m1, ptr p1;
assign ptr m1=ptr r-1;
assign ptr p1=ptr r+1;
always @(posedge clk i) begin
   if (push i==1'b1) mem r[ptr r]<=din i;
end
```






#### Example: Stack with Assertions

```
always @(posedge clk i or negedge reset q i) begin
   if (reset q i==1'b0) begin
      ptr r<=0;
      do r \leq 0;
   end
   else begin
      if(push i==1'b1) begin
         // synopsys translate off
          if(ptr r==DEPTH) $\final{\text{display}(\text{"WARNING: STACK OVERFLOW at time \text{%e",\text{$realtime});}}
         // synopsys translate on
         ptr r<=ptr p1;
      end
   else if (pop i==1'b1) begin
      // synopsys translate off
      if (ptr r==0) $display("WARNING: STACK UNDERFLOW at time %e", $realtime);
      // synopsys translate on
      ptr r<=ptr m1;</pre>
      do r<=mem r[ptr m1];</pre>
   end
   // synopsys translate off
   if(push i&&pop i) $display("WARNING: SIMULTANEOUS PUSH & POP at time %e", $realtime);
   // synopsys translate on
   end
end
assign dout o=do r;
endmodule
```



#### Example: Stack with Assertions





- Check: checks a cricuit output
- Compared with
  - Expected value
  - Specification
  - Reference model
- Formulation in the testbench or in the test case
- Counting checks and failed checks (errors)
- Generation of a final report
- Advantages:
  - Fast repeatability of verification when making design changes



#### Example: Checks with Reference Model

```
//testbench
reg [3:0] add a, add b;
req add cin;
wire [3:0] add sum, add sum ref;
wire add cout, add cout ref;
wire sum ref;
integer checkcount=0;
integer errorcount=0;
adder adder i0 (
   .sum o(add sum),
   .c o(add cout),
   .c i(add cin),
   .a i(add a),
   .b i(add b)) ;
//Reference Model
assign {add cout ref,add sum ref} = add a + add b + add cin;
`include "testcase.v"
```

```
task check add;
input [3:0] a;
input [3:0] b;
input cin;
begin
   checkcount=checkcount+1;
   add a=a;
   add b=b;
   add cin=cin;
   #(CLKPERIODE)
   if ((add sum==add sum ref)&&
      (add cout == add cout ref))
   begin
      $display("check: %d %d %d PASS",a,b,cin);
   end
   else begin
      $display("check: %d %d %d FAIL",a,b,cin);
      errorcount=errorcount+1:
   end
end
endtask
```

```
//testcase.v
initial begin
#200
check_add(3,5,0);
check_add(6,5,0);
...
end
```



```
check: 3 5 0 PASS check: 6 5 0 PASS ...
```



Implementation of "Reference Models" as tables

```
/Example state transition table
//Instance of state transition logic
reg [1:0] state vec[0:15]
reg [1:0] input vec[0:15]
reg [1:0] next state vec[0:15]
integer i;
                                                             inputs
initial begin
    state_vec = '{ 2'b00, 2'b00, 2'b00, 2'b01, 2'b01, ... };
input_vec = '{ 2'b00, 2'b01, 2'b11, 2'b00, 2'b01, ... };
    next state vec = '{ 2^b00, 2^b00, 2^b10, 2^b10, 2^b11, 2^b00, ... };
                                                        expected outputs
end
for (i=0; i<16; i=i+1) begin
           state=state vec[i];
           in=input vec[i]
           if (state nxt==next state vec[i]) $display("check: PASS");
           else
                                                $display("check: FAIL");
end
endmodule
```



#### Verification of Sequential Processes

- Provide the input data
  - Load memory
  - Set inputs
- Start the circuit block
- Wait until done
- Pick up the output data
  - Read memory
- Compare results
  - Compared with reference data

```
//testcase.v
integer i;
initial begin
   for (i=0;i<CHECKS;i=i+1) begin
        load_mem_data(i);
        set_inputs(i);
        run_dut;
        get_mem_data;
        compare_result;
   end
end</pre>
```




```
task printTestcaseResults; begin
$write("\n");
if ( checkcount == 0 ) begin
 $display(" ### # # # # # ### ## ## # #");
  $display("\nTUD TESTBENCH:WARNING:SIMUNKNOWN: Test result Unknown");
end
else if ( errorcount > 0 )
$display(" ##### ### # # #### #### ");
$display(" # # # # # # # # # #");
$display(" ### #### # # # # # #");
$display(" # # # # # # # # # #");
$display(" # # # # # # #### #### ");
  $display("\nTUD TESTBENCH:ERROR:SIMFAIL: Test FAILed");
end
else begin
  $display(" #### ### #### #### #### ");
$display(" # # # # # # # # ");
  $display(" #### #### ### ### ### ##");
$display(" # # # # # # # # #");
$display(" # # #### #### #### ###");
   $display("\nTUD TESTBENCH:NOTE:SIMPASS: Test PASSed");
end
  $display("Checks run = %0d", checkcount);
$display("Errors = %0d", errorcount);
end
endtask // printTestcaseResults
```



- Measuement of the source code coverage by the simulation
  - Block Coverage
    - Covering code blocks (begin ... end)
  - Expression Coverage
    - Covering terms and expressions
  - Toggle Coverage
    - Covering signal changes
  - FSM Coverage
    - Covering states and state transitions (arc)
- Be aware: the coverage analysis does not check if the output of the circuit has been checked.











#### Example: Block Coverage






#### Example: Expression Coverage





#### Example: Toggle Coverage (Stack)





#### Coverage Driven Verification Strategies

- Full coverage simulation
  - Simulation of all input vectors in combinational circuits: n-Inputs → 2<sup>n</sup> Checks
    - e.g. all input combinations of the FSM logic
  - Advantages:
    - Very simple test case with full coverage verification
  - Disadvantages:
    - Long runtime with many inputs
    - Difficult in sequential circuits
- Guided test cases
  - Explicit simulation of the circuit, especially of the "corner cases"
  - Advantages:
    - high Coverage possible
  - Disadvantages:
    - Requires detailed knowledge of the circuit
    - Large number of test cases → costly and complex setup

#### Coverage Driven Verification Strategies

- Random test cases
  - Random simulation of the circuit
  - Restrict random range to the allowed values and sequences ("constrained random")
    - e.g. deterministic starting (start\_i) of a sequential circuit at random input values (din\_i)
    - Advantages:
      - few test cases for high coverage
      - Suitable for combinational and sequential circuits
      - Simulation runtime increases coverage
    - Disadvantages:
      - Corner Cases very unlike to happen
- → practically combination of several methods used.



#### complex designs have many test cases

- Regressions
  - Self-Checking test cases
  - Automated simulation
  - parallelism possible
  - Automatically generated report
  - Coverage analysis
- Advantages:
  - Automated Verification
  - "measurement" of the current verification status → "Management Report"
  - fast repetition of verification with:
    - Design changes
    - Bug-Fixes
    - RTL→ Synthesis → Place&Route





# **Summary and Overview**



- Summary:
  - Overview Design Flow
  - Hrdware description concepts
  - HDL Verilog basics
  - Strategies for verification by simulation
- Overview on further topics:
  - Synthesizable Verilog Description
  - RTL-to-GDS Flow (Synthesis, Place&Route, Timing Analysis)
  - Advanced Verification Methods
- → Lecture "VLSI Processor Design"