

CPE 151  
Digital IC Design

Project No.2

Daniel Komac  
[komacdhan@hotmail.com](mailto:komacdhan@hotmail.com)

3/26/2020

# Contents

S. No	Section	Page No.
1.	3input NAND Schematic	5
2.	3input NAND Testbench	6
3.	3input NAND Testbench Waveform 7	
4.	3input NAND Layout	8
5.	3input NAND DRC	9
6.	3input NAND LVS	10
7.	3input NAND Post-layout	12

**3input NAND**


**(W/L)<sub>n</sub> = 1.8/.18**

**(W/L)<sub>p</sub>=3.6/0.18**

**Schematic(3input NAND):**

**Test Bench(3input NAND):**

# Test Bench Waveform(3input NAND):



**Layout (3input NAND):**


**LVS(3input NAND):**



# Post Layout-Simulation(3input NAND):

Transient Response

Fri Mar 27 21:48:05 2020 1



## Conclusion:

S. No.	Description	Rise Time(us)	Fall Time(us)	Delay Time(us)
1.	3input NAND	.001us	0us	0us