

# Mikrocomputer-Technik

## MCT 49


**Teil4: Parallel-I/O-Baustein 82C55A**

**Studiengang Technische Informatik (BA)**

**Prof. Dr.-Ing. Alfred Rožek**




nur für Lehrzwecke  
Vervielfältigung nicht gestattet

# 82C55A Blockdiagramm



Siehe hierzu auch  
das Datenblatt zum 82C55A  
auf meiner Homepage

# 82C55A Pinouts



# 82C55A

## Grundoperationen

A1	A0	RD	WR	CS	INPUT OPERATION (READ)
0	0	0	1	0	Port A → Data Bus
0	1	0	1	0	Port B → Data Bus
1	0	0	1	0	Port C → Data Bus
1	1	0	1	0	Control Word → Data Bus
OUTPUT OPERATION (WRITE)					
0	0	1	0	0	Data Bus → Port A
0	1	1	0	0	Data Bus → Port B
1	0	1	0	0	Data Bus → Port C
1	1	1	0	0	Data Bus → Control
DISABLE FUNCTION					
X	X	X	X	1	Data Bus → Three-State
X	X	1	1	0	Data Bus → Three-State




FIGURE 2A. PORT A BUS-HOLD CONFIGURATION






FIGURE 2B. PORT B AND C BUS-HOLD CONFIGURATION

# 82C55A

## Mode-Definitionen



Bit Set/Reset Format

Mode-Format Definition


# 82C55A

## Mode 0 Port Definition

A		B		GROUP A		#	GROUP B	
D4	D3	D1	D0	PORT A	PORT C (Upper)		PORT B	PORT C (Lower)
0	0	0	0	Output	Output	0	Output	Output
0	0	0	1	Output	Output	1	Output	Input
0	0	1	0	Output	Output	2	Input	Output
0	0	1	1	Output	Output	3	Input	Input
0	1	0	0	Output	Input	4	Output	Output
0	1	0	1	Output	Input	5	Output	Input
0	1	1	0	Output	Input	6	Input	Output
0	1	1	1	Output	Input	7	Input	Input
1	0	0	0	Input	Output	8	Output	Output
1	0	0	1	Input	Output	9	Output	Input
1	0	1	0	Input	Output	10	Input	Output
1	0	1	1	Input	Output	11	Input	Input
1	1	0	0	Input	Input	12	Output	Output
1	1	0	1	Input	Input	13	Output	Input
1	1	1	0	Input	Input	14	Input	Output
1	1	1	1	Input	Input	15	Input	Input

# 82C55A


## Mode 0: Basic Input und Basic Output




# 82C55A

## Mode 0: Konfigurationen<sub>1</sub>


CONTROL WORD #0




CONTROL WORD #2



CONTROL WORD #1



CONTROL WORD #3







# 82C55A

## Mode 0: Konfigurationen<sub>2</sub>


CONTROL WORD #4




CONTROL WORD #8



CONTROL WORD #5




CONTROL WORD #9




# 82C55A

## Mode 0: Konfigurationen<sub>3</sub>


CONTROL WORD #6




CONTROL WORD #10



CONTROL WORD #7




CONTROL WORD #11




# 82C55A

## Mode 0: Konfigurationen<sub>4</sub>


CONTROL WORD #12




CONTROL WORD #14



CONTROL WORD #13





CONTROL WORD #15





# 82C55A

## Mode 1: Operating Modes<sub>1</sub>

MODE 1 (PORT A)




MODE 1 (PORT B)



Input



# 82C55A

## Mode 1: Operating Modes<sub>2</sub>



# 82C55A


## Mode 1: Operating Modes<sub>3</sub>



Output

# 82C55A



## Mode 1: Operating Modes<sub>4</sub>



Strobed Output


# 82C55A

## Mode 1: Operating Modes<sub>5</sub>




Kombinationen





# 82C55A

## Mode 2: Operating Modes<sub>2</sub> Bidirektional




Timing Diagramm  
Mode 2


# 82C55A

## Mode 2: Operating Modes<sub>3</sub>


MODE 2 AND MODE 0 (INPUT)




MODE 2 AND MODE 0 (OUTPUT)



MODE 2 AND MODE 1 (OUTPUT)




MODE 2 AND MODE 1 (INPUT)



Kombinationen

	MODE 0		MODE 1		MODE 2
	IN	OUT	IN	OUT	GROUP A ONLY
PA0	In	Out	In	Out	↔
PA1	In	Out	In	Out	↔
PA2	In	Out	In	Out	↔
PA3	In	Out	In	Out	↔
PA4	In	Out	In	Out	↔
PA5	In	Out	In	Out	↔
PA6	In	Out	In	Out	↔
PA7	In	Out	In	Out	↔
PB0	In	Out	In	Out	Mode 0 or Mode 1 Only
PB1	In	Out	In	Out	
PB2	In	Out	In	Out	
PB3	In	Out	In	Out	
PB4	In	Out	In	Out	
PB5	In	Out	In	Out	
PB6	In	Out	In	Out	
PB7	In	Out	In	Out	
PC0	In	Out	INTRB	INTRB	I/O
PC1	In	Out	IBFB	OBFB	I/O
PC2	In	Out	STBB	ACKB	I/O
PC3	In	Out	INTRA	INTRA	INTRA
PC4	In	Out	STBA	I/O	STBA
PC5	In	Out	IBFA	I/O	IBFA
PC6	In	Out	I/O	ACKA	ACKA
PC7	In	Out	I/O	OBFA	OBFA

## INPUT CONFIGURATION



## OUTPUT CONFIGURATION





FIGURE 15. MODE 1 STATUS WORD FORMAT




(Defined by Mode 0 or Mode 1 Selection)

## Status Wort Format Mode 2

INTERRUPT ENABLE FLAG	POSITION	ALTERNATE PORT C PIN SIGNAL (MODE)
INTE B	PC2	$\overline{\text{ACKB}}$ (Output Mode 1) or $\overline{\text{STBB}}$ (Input Mode 1)
INTE A2	PC4	$\overline{\text{STBA}}$ (Input Mode 1 or Mode 2)
INTE A1	PC6	$\overline{\text{ACKA}}$ (Output Mode 1 or Mode 2)

## Interrupt Enable Flags in Mode 1 und Mode 2


# Beispiel: Interface für die Druckerschnittstelle



Schaltplan der Interfaceschaltung

# 82C55A

## Applikationsbeispiele<sub>1</sub>





Printer Interface

# 82C55A

## Applikationsbeispiele<sub>2</sub>

Keyboard und Display Interface




Keyboard und Terminal Address Interface




# 82C55A

## Applikationsbeispiele<sub>3</sub>

Digital to Analog; Analog to Digital





INTERRUPT REQUEST



Basic CRT Controller Interface


# 82C55A

## Applikationsbeispiele<sub>4</sub>





# 82C55A

## Applikationsbeispiele<sub>5</sub>



Parallel-I/O-Erweiterung für den DIL/NetPC


# Anwendungsbeispiel 8255 Betriebsart 0



Timing Diagram

8-Bit A/D-Wandler  
(Sukzessive Approximation)

# Isolierte Ein-/Ausgabe (isolated I/O)



In der angegebenen Systemkonfiguration können Word- und Bytetransfers unter gerader und Bytetransfers unter ungerader Adresse durchgeführt werden.

## Beispiele:

1) Word-Transfer mit gerader Adresse:

M/I/O=L, A0=L, A6=H, /BHE=L

IN AX,40H oder: IN AX,DX mit [DX]=0040H

2) Byte-Transfer mit gerader Adresse:

M/I/O=L, A0=L, A6=H, /BHE=H

OUT 40H,AL oder: OUT DX,AL mit [DX]=0040H

3) Byte-Transfer mit ungerader Adresse:

M/I/O=L, A0=H, A6=H, /BHE=L


IN AL,41H oder: IN AL,DX mit [DX]=0041H

zu 1)

A7	A6	A5	A4	A3	A2	A1	A0
0	1	0	0	0	0	0	0

# SN74LS138 DECODERS/DEMULTIPLEXERS

'LS138, 'S138



'LS138, 'S138  
FUNCTION TABLE

INPUTS					OUTPUTS							
ENABLE		SELECT										
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	L	H	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

\*G2 = G2A + G2B


H = high level, L = low level, X = irrelevant

## Functional Block- Diagrams and Logic


## Function Table



# SN74LS138 DECODERS/DEMULTIPLEXERS



Symbole (alternative Darstellungen)



Schematics  
der  
Inputs und  
Outputs

# SN74LS373, SN74LS374, SN74S373, SN74S374

## OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS


'LS373, 'S373  
(each latch)

INPUTS			OUTPUT Q
$\overline{OC}$	C	D	
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z


'LS374, 'S374  
(each latch)

INPUTS			OUTPUT Q
$\overline{OC}$	CLK	D	
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	L	X	$Q_0$
H	X	X	Z

### Function Tables



Pin numbers shown are for DB, DW, J, N, NS, and W packages.



### Logic Diagrams (positive logic)

Quelle: Texas Instruments