

ATHENS UNIVERSITY OF ECONOMICS AND BUSINESS


Αρχιτεμτονική Υπολογιστών

ΤΡΙΤΗ ΕΡΓΑΣΙΑ


Στεφάνου Δημήτριος 3160245 Σωτηροπούλου Δικαία 3160172

RTLs


<u>Forwarder</u>




Selector




Control (Controller)




Hazard Unit



Trap Unit




Register IF ID






Register ID EX







Register EX MEM




Register MEM WB





JR Selector



PC Register (Reg16b)








Waveforms (functional / timing simulations)

Forwarder

	Name	Value at	0 ps 10	.0 ns 20.	0 ns 30.	0 ns 40.	0 ns 50.	0 ns 60.	0 ns 70.0	0 ns 80.0 r ²
in	> R1AD	B 111	111	011	100	110	100	101	11	1
in	> R2AD	B 000	000	110	1	01	111	110		1
i <u>n</u>	> RegAD_EXMEM	B 111	111	010	101	000	100	110	111	000
i_	> RegAD_MEMWB	B 001	001	011	010	101	100	110	111	001
**	> S1	B 10	10	01	(0	10	00	10	00
**	> S2	B 00		00	10	01	00	1	0	00

	Name	Value at	1	0.0 ns 20.	0 ns 30.	0 ns 40	0.0 ns 50.	0 ns 60.	0 ns 70.	0 ns 80.0 ns
		0 ps	0 ps							
is.	> R1AD	B 111	111	011	100	110	100	101	1:	11
i.	> R2AD	B 000	000	110	10	01	111	110	1:	11
i.	> RegAD	B 111	111	010	101	000	100	110	111	000
<u>:</u>	> RegAD	B 001	001	011	010	101	100	110	111	001
24	> S1	B 10		10	01 (1)	00)1¢(00)(t¢(10 \(\)0\(\)	00	10
24	> S2	B 00		00	X	10	00 01	00	\(\)(\)\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

Selector



	Name	Value at	1 '	0 ns 20.	0 ns 30	.0 ns 40.	0 ns 50	.0 ns 60.	0 ns 70.0) ns 80.0 r
	0 ps		0 ps							
ib.	✓ op	B 00	00	01	10	11	00	01	10	11
in_	op[1]	B 0								
is.	op[0]	B 0								
<u>in</u>	> Reg	B 0011110001	0011110001010010	0011001111100111	1010111001101011	0110100100100011	0111111110001100	1001101000111000	0011110000000011	1110111010000011
i <u>Ba</u>	> WB	B 0111010000	0111010000110111	0100000110100011	00000 1000 10 10000	1001000101011110	0010101000010111	1001001011001111	1010011100011100	0101110101011101
in.	> Mem	B 1011000000	1011000000001001	0110100001011110	1110011000011110	1001100101111111	0010100110001110	0110001001000100	1000011100100111	0011101000011010
eut	> output	B 0011110001	00111100	01010010	0100000110100011	1110011000011110	000000000000000000000000000000000000000	0111111110001100	1001001011001111	1000011100100111


Control (Controller)

isReadRi... B 0 isPrintDigit B 0 isJumpD B 0 isJR


isR

B 0


B 1




Hazard Unit




Trap Unit




Register IF ID




Register ID EX




Register EX MEM



Register MEM WB




IR Selector




PC Register (Reg16b)



CPU (ADD example)



Functional simulation




Timing simulation


- 1° instruction: 0001-111-000-000 Φόρτωση στον καταχωρητή 111 την τιμή του fromData (Load Word).
- 2° instruction: 0001-000-000-000 Φόρτωση στον καταχωρητή 000 την τιμή του fromData (Load Word).
- 3° instruction: 0000-111-111-000-010 Πρόσθεση του περιεχομένου των καταχωρητών και με αποτέλεσμα στον καταχωρητή 111 (ADD).
- 4° instruction: 0010-111-000-000 Αποθήκευση του περιεχομένου του καταχωρητή 111 στη μνήμη (Save Word).

Το αποτέλεσμα του ADD βρίσκεται στο πρώτο πλαίσιο. Το αποτέλεσμα του SW βρίσκεται στο δεύτερο πλαίσιο.

CPU (NOT example)



Functional simulation



Timing Simulation

- 1° instruction: 0001-111-000-000 Φόρτωσε στον καταχωρητή 000 την τιμή του fromData (Load Word).
- 2° instruction: 0000-001-000-000-110 Λογική πράξη NOT στον καταχωρητή 000 και αποθήκευση αποτελέσματος στον 001 (NOT).
- 3° instruction: 0010-001-000-000 Αποθήκευση του περιεχομένου του καταχωρητή 001 στη μνήμη (Save Word).

Το αποτέλεσμα του ΝΟΤ βρίσκεται στο πρώτο πλαίσιο. Το αποτέλεσμα του SW βρίσκεται στο δεύτερο πλαίσιο.