



ATHENS UNIVERSITY  
OF ECONOMICS  
AND BUSINESS


## Αρχιτεκτονική Υπολογιστών

ΤΡΙΤΗ ΕΡΓΑΣΙΑ


Στεφάνου Δημήτριος 3160245  
Σωτηροπούλου Δικαία 3160172

# RTLs


## Forwarder




## Selector




## Control (Controller)




## Hazard Unit




## Trap Unit




## Register IF ID




## Register ID EX




## Register EX MEM




## Register MEM WB




## JR Selector



PC Register (Reg16b)











## Waveforms (functional / timing simulations)



### Forwarder





### Selector





## Control (Controller)



Hazard UnitTrap Unit

# Register IF ID






# Register ID EX

Simulation Waveform Editor - [Register\_ID\_EX.sim.vwf (Read-Only)]



File Edit View Simulation Help

Search altera.com







# Register EX MEM





# Register MEM WB




# JR Selector

Simulation Waveform Editor - [Register\_MEM\_WB.sim.vwf (Read-Only)]

File Edit View Simulation Help


Search altera.com



Simulation Waveform Editor - [JRSelector.sim.vwf (Read-Only)]

File Edit View Simulation Help

Search altera.com




## PC Register (Reg16b)

Simulation Waveform Editor - [Reg16b.sim.vwf (Read-Only)]

File Edit View Simulation Help


Search altera.com



Simulation Waveform Editor - [Reg16b.sim.vwf (Read-Only)]

File Edit View Simulation Help

Search altera.com



The timing diagram illustrates the execution of a program on a processor. The signals shown are:

- Name**: The name of the signal.
- Value at 0 ps**: The initial value of the signal at 0 ps.
- clock**: The clock signal, which is a periodic square wave.
- data4D**: A 4-bit data bus, shown as a sequence of 0s and 1s.
- DataWrite**: A signal indicating when data is written to memory, shown as a pulse.
- Instruction**: A signal indicating when an instruction is executed, shown as a pulse.
- keyEnable**: A signal indicating when a key is enabled, shown as a pulse.
- printCode**: A signal indicating when code is printed, shown as a pulse.
- printData**: A signal indicating when data is printed, shown as a pulse.
- printEnable**: A signal indicating when printing is enabled, shown as a pulse.
- regOUT**: A signal indicating when data is output from a register, shown as a pulse.
- keyData**: A signal indicating when key data is received, shown as a pulse.
- fromData**: A signal indicating when data is received from memory, shown as a pulse.
- instr**: A signal indicating when an instruction is received, shown as a pulse.
- toData**: A signal indicating when data is sent to memory, shown as a pulse.

The diagram shows the sequence of events, including the start of the program, the execution of instructions, and the output of data. The signals are color-coded: blue for clock, green for data4D, red for DataWrite, yellow for Instruction, purple for keyEnable, light blue for printCode, light green for printData, light purple for printEnable, light blue for regOUT, light green for keyData, light blue for fromData, light green for instr, and light purple for toData.

## Functional simulation



## Timing simulation

1<sup>o</sup> instruction: 0001-111-000-000-000 Φόρτωση στον καταχωρητή 111 την τιμή του fromData (Load Word).


2<sup>o</sup> instruction: 0001-000-000-000-000 Φόρτωση στον καταχωρητή 000 την τιμή του fromData (Load Word).

3<sup>o</sup> instruction: 0000-111-111-000-010 Πρόσθεση του περιεχομένου των καταχωρητών και με αποτέλεσμα στον καταχωρητή 111 (ADD).

4<sup>ο</sup> instruction: 0010-111-000-000-000 Αποθήκευση του περιεχομένου του καταχωρητή 111 στη μνήμη (Save Word).

Το αποτέλεσμα του ADD βρίσκεται στο πρώτο πλαίσιο. Το αποτέλεσμα του SW βρίσκεται στο δεύτερο πλαίσιο.

## CPU (NOT example)



Functional simulation



Timing Simulation

1<sup>o</sup> instruction: 0001-111-000-000-000 Φόρτωσε στον καταχωρητή 000 την τιμή του fromData (Load Word).

2<sup>o</sup> instruction: 0000-001-000-000-110 Λογική πράξη NOT στον καταχωρητή 000 και αποθήκευση αποτελέσματος στον 001 (NOT).

3<sup>o</sup> instruction: 0010-001-000-000-000 Αποθήκευση του περιεχομένου του καταχωρητή 001 στη μνήμη (Save Word).

Το αποτέλεσμα του NOT βρίσκεται στο πρώτο πλαίσιο. Το αποτέλεσμα του SW βρίσκεται στο δεύτερο πλαίσιο.