

# Diksha Moolchandani

*Diksha.Moolchandani@cse.iitd.ac.in*

EDUCATION	<b>Ph.D. in Computer Science</b> (2016 - Present) <i>Indian Institute of Technology Delhi (IIT Delhi)</i> <i>Advisors: Prof. Smruti Ranjan Sarangi and Prof. Anshul Kumar</i>
	<b>B.Tech. in Electronics and Communication Engineering</b> (Aug 2011 - May 2015) <i>Indian Institute of Information Technology, Design and Manufacturing, Jabalpur (IIITDM Jabalpur)</i> CGPA: 8.6/10
WORK EXPERIENCE	<ul style="list-style-type: none"><li>• <b>Scholarship with short stay: Ph.D. young researcher</b> (Sept.-Nov. 2019) <i>Innopolis University, Republic of Tatarstan, Russia</i></li><li>• <b>Project Associate</b> (Jun-Dec 2015) <i>IIT Delhi (Top-ranked institute in Computer Science and Engineering in India)</i></li><li>• <b>Project Based Internship</b> (May-Dec 2014) <i>Bhabha Atomic Research Centre Mumbai (BARC Mumbai)</i></li><li>• <b>Summer Internship</b> (May-Jul 2013) <i>BARC Mumbai</i></li><li>• Summer training in Embedded Systems and Robotics, (May-Jun 2012) <i>BRiCS Simplifix Automation &amp; Solutions Pvt. Ltd., IIT Kanpur</i></li></ul>
PUBLICATIONS	<b>Accelerating CNN Inference on ASICs: A Survey</b> <b>D. Moolchandani</b> , A. Kumar, and S.R. Sarangi Elsevier Journal of Systems Architecture (JSA) 2020 <b>VisSched: An Auction based Scheduler for Vision Workloads on Heterogeneous Processors</b> <b>D. Moolchandani</b> , A. Kumar, J.F. Martínez, S.R. Sarangi Full paper accepted in ESWEEK CASES 2020, and published in IEEE International Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD) 2020 <b>Performance Prediction for Multi-Application Concurrency on GPUs</b> <b>D. Moolchandani</b> , S. Gupta, A. Kumar, S.R. Sarangi IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) 2020 <b>A Machine to Machine framework for the charging of Electric Autonomous Vehicles</b> Z. Elbanna, I. Afanasyev, L.J.P. Araújo, R. Hussain, M. Khazeev, J. Lamptey, M. Mazzara, S. Megha, <b>D. Moolchandani</b> , and D. Strugar The Workshops of the IEEE International Conference on Advanced Information Networking and Applications (WAINA) 2020 <b>F-LaaS: A Control-Flow-Attack Immune License-as-a-Service Model</b> S. Kumar, <b>D. Moolchandani</b> , T. Ono, and S.R. Sarangi IEEE International Conference on Services Computing (SCC) 2019
POSTERS	<b>VisSched: An Auction based Scheduler for Vision Workloads on Heterogeneous Processors</b> <b>D. Moolchandani</b> , A. Kumar, J.F. Martínez, S.R. Sarangi Design Automation Conference (DAC) 2020
TALKS & SEMINARS	<ul style="list-style-type: none"><li>• VisSched: An Auction-based Scheduler for Vision Workloads on Heterogeneous Processors (virtually at IBM Research's flagship event Maitreyee 2020)</li><li>• VisSched: An Auction-based Scheduler for Vision Workloads on Heterogeneous Processors (virtually at ESWEEK CASES 2020)</li></ul>

	<ul style="list-style-type: none"> <li>• Performance Prediction for Multi-Application Concurrency on GPUs (virtually at ISPASS 2020)</li> <li>• VisSched: An Auction-based Scheduler for Vision Workloads on Heterogeneous Processors (virtually at DAC 2020)</li> <li>• Benchmark Characterization and Optimizations for Path Planning of Drones at Innopolis University, Russia (Nov. 2019)</li> <li>• Architectural Characterization of Vision Workloads at Innopolis University, Russia (Sept. 2019)</li> <li>• Architectures for Vision and Image Processing Applications at PhD Symposium CSE IIT Delhi (Dec. 2017)</li> <li>• Architectures for Vision and Image Processing Applications: Survey and Research Proposal at IIT Delhi, India (Jun. 2017)</li> <li>• Implementation of FPGA based Communication Network using High Speed PCIe and Multi Gigabit Transceivers at National Workshop on Cryptology (NWC), 2014</li> <li>• Implementation of FPGA based Communication Network using High Speed PCIe and Multi Gigabit Transceivers at BARC Mumbai (Aug. 2014)</li> </ul>	
HONORS & AWARDS	<ul style="list-style-type: none"> <li>• Winner of the Technical Blog Competition at IBM Research's flagship event Maitreyee 2020 <i>IBM Research</i></li> <li>• Invited to attend the Heidelberg Laureate Forum (virtually in Sept. 2020 &amp; physically in Sept. 2021) <i>Heidelberg, Germany</i></li> <li>• Scholarship with short stay: Ph.D. young researcher <i>Innopolis University, Russia</i></li> </ul>	(Sept.-Nov. 2019)
RESEARCH SOFTWARE	<p><b>Tejas Power Pack</b></p> <p><i>Advisor: Prof. Smruti Ranjan Sarangi, IIT Delhi</i></p> <ul style="list-style-type: none"> <li>• Power model add-on for Tejas architectural simulator</li> <li>• Released under the open source Apache-v2 license <a href="#">here</a></li> </ul>	(Aug-Oct 2017)
SELECTED PROJECTS	<p><b>Super Resolution Imaging on Reconfigurable Arrays, IIT Delhi</b></p> <p><i>Advisors: Prof. Kolin Paul and Prof. Anshul Kumar, IIT Delhi</i></p> <ul style="list-style-type: none"> <li>• Implemented a Convolutional Neural Network on a Virtex-6 FPGA to convert an SD video to an HD video at real time.</li> <li>• Optimizations include computation time reduction by exploiting inherent parallelism, efficient matrix multiplication by using Toeplitz representation and memory footprint reduction by using a rotating buffer instead of a full-size input buffer.</li> <li>• Designed a self-defined protocol, partially exploiting the OCP protocol, to fetch image data in parallel from four DDR3 banks.</li> </ul> <p><b>FPGA Cluster based Parallel Architecture for Cryptanalysis, BARC Mumbai</b></p> <p><i>Advisor: Mr. Abhishek Bajpai, BARC Mumbai</i></p> <ul style="list-style-type: none"> <li>• Developed a network of four Virtex-6 FPGAs that communicated via the MGT protocol.</li> <li>• Developed Python and C wrappers for PCIe bus drivers to implement DMA from Linux Kernel Memory to FPGA BRAM space</li> <li>• Presented paper at National Workshop on Cryptology 2014 (NWC).</li> </ul>	(Jun 2015-May 2016) (May-Nov 2014)

---

COURSE  
PROJECTS

- Implemented a distributed ledger of transactions using Google GO, IIT Delhi
- Designed a resource-constrained scheduling algorithm to maximize the performance in a system with multi-port memories, IIT Delhi
- Compared the impact of uniform and non-uniform caches on the performance of the processor, IIT Delhi
- Designed and fabricated a hand-held device to aid in sending flood alerts to the people and rescue location to the rescue team, IIITDM Jabalpur

HOBBIES

Yoga, Meditation, Badminton