

Diksha Moolchandani

Diksha.Moolchandani@cse.iitd.ac.in

EDUCATION	<p>Ph.D. in Computer Science (2016 - Present) <i>Indian Institute of Technology Delhi (IIT Delhi)</i> <i>Advisors: Prof. Smruti Ranjan Sarangi and Prof. Anshul Kumar</i> CGPA: 8.8/10</p> <p>B.Tech. in Electronics and Communication Engineering (Aug 2011 - May 2015) <i>Indian Institute of Information Technology, Design and Manufacturing, Jabalpur (IIITDM Jabalpur)</i> CGPA: 8.6/10</p>
WORK EXPERIENCE	<ul style="list-style-type: none">• Scholarship with short stay: Ph.D. young researcher (Sept.-Nov. 2019) <i>Innopolis University, Republic of Tatarstan, Russia</i>• Project Associate (Jun-Dec 2015) <i>IIT Delhi (Top-ranked institute in Computer Science and Engineering in India)</i>• Project Based Internship (May-Dec 2014) <i>Bhabha Atomic Research Centre Mumbai (BARC Mumbai)</i>• Summer Internship (May-Jul 2013) <i>BARC Mumbai</i>• Summer training in Embedded Systems and Robotics, (May-Jun 2012) <i>BRiCS Simplifix Automation & Solutions Pvt. Ltd., IIT Kanpur</i>
PUBLICATIONS	<p>VisSched: An Auction based Scheduler for Vision Workloads on Heterogeneous Processors D. Moolchandani, A. Kumar, J.F. Martínez, S.R. Sarangi International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2020 (full paper accepted) Design Automation Conference (DAC), 2020 (accepted as a poster)</p> <p>Performance Prediction for Multi-Application Concurrency on GPUs D. Moolchandani, S. Gupta, A. Kumar, S.R. Sarangi IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2020</p> <p>A Machine to Machine framework for the charging of Electric Autonomous Vehicles Z. Elbanna, I. Afanasyev, L.J.P. Araújo, R. Hussain, M. Khazeev, J. Lamptey, M. Mazzara, S. Megha, D. Moolchandani, and D. Strugar The Workshops of the IEEE International Conference on Advanced Information Networking and Applications (WAINA), 2020</p> <p>F-LaaS: A Control-Flow-Attack Immune License-as-a-Service Model S. Kumar, D. Moolchandani, T. Ono, and S.R. Sarangi IEEE International Conference on Services Computing (SCC), 2019</p>
TALKS & SEMINARS	<ul style="list-style-type: none">• Benchmark Characterization and Optimizations for Path Planning of Drones at Innopolis University, Russia (Nov. 2019)• Architectural Characterization of Vision Workloads at Innopolis University, Russia (Sept. 2019)• Architectures for Vision and Image Processing Applications at PhD Symposium CSE IIT Delhi (Dec. 2017)• Architectures for Vision and Image Processing Applications: Survey and Research Proposal at IIT Delhi, India (Jun. 2017)• Implementation of FPGA based Communication Network using High Speed PCIe and Multi Gigabit Transceivers at National Workshop on Cryptology (NWC), 2014• Implementation of FPGA based Communication Network using High Speed PCIe and Multi Gigabit Transceivers at BARC Mumbai (Aug. 2014)

HONORS & AWARDS	<ul style="list-style-type: none"> Invited to attend the Heidelberg Laureate Forum (virtually in Sept. 2020 & physically in Sept. 2021) <i>Heidelberg, Germany</i> Scholarship with short stay: Ph.D. young researcher (Sept.-Nov. 2019) <i>Innopolis University, Russia</i>
RESEARCH SOFTWARE	<p>Tejas Power Pack (Aug-Oct 2017) <i>Advisor: Prof. Smruti Ranjan Sarangi, IIT Delhi</i></p> <ul style="list-style-type: none"> Power model add-on for Tejas architectural simulator Released under the open source Apache-v2 license here
SELECTED PROJECTS	<p>Super Resolution Imaging on Reconfigurable Arrays, IIT Delhi (Jun 2015-May 2016) <i>Advisors: Prof. Kolin Paul and Prof. Anshul Kumar, IIT Delhi</i></p> <ul style="list-style-type: none"> Implemented a Convolutional Neural Network on a Virtex-6 FPGA to convert an SD video to an HD video at real time. Optimizations include computation time reduction by exploiting inherent parallelism, efficient matrix multiplication by using Toeplitz representation and memory footprint reduction by using a rotating buffer instead of a full-size input buffer. Designed a self-defined protocol, partially exploiting the OCP protocol, to fetch image data in parallel from four DDR3 banks. <p>FPGA Cluster based Parallel Architecture for Cryptanalysis, BARC Mumbai (May-Nov 2014) <i>Advisor: Mr. Abhishek Bajpai, BARC Mumbai</i></p> <ul style="list-style-type: none"> Developed a network of four Virtex-6 FPGAs that communicated via the MGT protocol. Developed Python and C wrappers for PCIe bus drivers to implement DMA from Linux Kernel Memory to FPGA BRAM space Presented paper at National Workshop on Cryptology 2014 (NWC).
COURSE PROJECTS	<ul style="list-style-type: none"> Implemented a distributed ledger of transactions using Google GO, IIT Delhi Designed a resource-constrained scheduling algorithm to maximize the performance in a system with multi-port memories, IIT Delhi Compared the impact of uniform and non-uniform caches on the performance of the processor, IIT Delhi Designed and fabricated a hand-held device to aid in sending flood alerts to the people and rescue location to the rescue team, IIITDM Jabalpur
HOBBIES	Yoga, Meditation, Badminton