



UNIVERSITY OF COLOMBO, SRI LANKA



UNIVERSITY OF COLOMBO SCHOOL OF COMPUTING

BACHELOR OF INFORMATION SYSTEMS

Academic Year 2014/2015 – First Year Examination – Semester I – 2015

IS1102 – Computer Systems

TWO (2) HOURS

To be completed by the candidate

Examination Index No:

Important Instructions to candidates:

1. The medium of instruction and questions is **English**.
2. If a page or a part of this question paper is not printed, please inform the supervisor immediately.
3. Note that questions appear on both sides of the paper. If a page is not printed, please inform the supervisor immediately.
4. Write your index number in each and every page of the question paper.
5. This paper has **4** questions and **14** pages.
6. Answer **ALL** questions. All questions carry equal marks (**25** marks).
7. Any electronic device capable of storing and retrieving text including electronic dictionaries and mobile phones are not allowed.
8. Calculators are not allowed.

For Examiner's use only

For Examiner's use only	
Question No	Marks
1	
2	
3	
4	
Total	

1. (a) What is the decimal number equivalent of the 16-bit floating point number **0 10101 0101010101**? Assume that 16-bit floating point representation is with a sign bit, 5-bit exponent and 10-bit mantissa.

[6 Marks]

In excess 1c, $1c = 2^{11-1} = 2^4 - 1 = 15$

Therefore Actual Exponent = $21 - 15 = 6$

$$\begin{aligned} \text{Answer} &= +1.0101010101 \times 2^{+6} \\ &= +1010101.0101 \\ &= +85.3125 \end{aligned}$$


- (b)** What is the loss of accuracy (round-off-error) when converting the decimal value **+511.875** to 16-bit floating point representation with a sign bit, 5-bit exponent and a 10-bit mantissa?

[6 Marks]

$$\begin{aligned} +511.875 &= +111111111 \cdot 111 \\ &= +1.111111111 \times 2^8 \end{aligned}$$

In Excess 1c, Exponent = $15 + 8 = 23$

Therapeutic Representation



Bound-off-error = 0.125

(c) What is the IEEE standard 32-bit floating point representation of the decimal number +42.625?

[6 Marks]

$$\begin{aligned} +42.625 &= +101010.101 \\ &= +1.01010101 \times 2^5 \end{aligned}$$

In Excess 1c, $1c = 127$

\therefore In Excess 1c, Exponent = $127 + 5 = 132$

\therefore Representation:

0	10000100	010101010	010
---	----------	-----------	-----

(d) What is the equivalent decimal number to the IEEE standard 32-bit floating point representation of
0 10000100 010101010000000000000000

[7 Marks]

In Excess 1c, $1c = 127$

\therefore Actual Exponent = $132 - 127 = 5$

$$\begin{aligned} \therefore \text{Answer} &= +1.01010101 \times 2^5 \\ &= +101010.101 \\ &= +42.625 \end{aligned}$$

2. Consider the following **truth table** for a digital circuit.

A	B	C	D	F(A,B,C,D)
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

(b) Write the **Boolean expression** (Sum of Products) that represents the logic function performed by the above circuit

[3 Marks]

$$F(A, B, C, D) = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}BC\bar{D} + A\bar{B}\bar{C}\bar{D} + ABC\bar{D}$$


(c) Write the **Boolean expression** (Product of Sums) that represents the logic function performed by the above circuit

[3 Marks]

$$F(A, B, C, D) = (A+B+C+\bar{D}) \cdot (A+B+\bar{C}+\bar{D}) \cdot (A+\bar{B}+C+\bar{D}) \cdot (A+\bar{B}+\bar{C}+\bar{D}) \cdot (\bar{A}+B+C+\bar{D}) \cdot (\bar{A}+B+\bar{C}+\bar{D}) \cdot (\bar{A}+\bar{B}+C+\bar{D}) \cdot (\bar{A}+\bar{B}+\bar{C}+\bar{D})$$

(c) Get the most simplified **Sum of Products** (SOP) and **Product of Sums** (POS) expressions that represents the logic function of the above digital system.

[7 Marks]



$$\text{Sum of products} = \bar{A}\bar{D} + \bar{B}\bar{D} + \bar{C}\bar{D}$$


$$\text{Product of Sums} = (\bar{D}) \cdot (\bar{A} + \bar{B} + \bar{C})$$

(d) Design the logic circuit for the above SOP expression in (c) using only **NAND** gates. Clearly indicate the method and steps.

[6 Marks]

$$SOP = \overline{A} \overline{D} + \overline{B} \overline{D} + \overline{C} \overline{D}$$


$$= (\overline{\overline{A} \cdot \overline{D}}) \cdot (\overline{\overline{B} \cdot \overline{D}}) \cdot (\overline{\overline{C} \cdot \overline{D}})$$



(e) Design the logic circuit for the above **POS** expression in (c) using only **NOR** gates. Clearly indicate the method and steps.

[6 Marks]

$$\begin{aligned} \text{POS} &= (\bar{D}) \cdot (\bar{A} + \bar{B} + \bar{C}) \\ &= (D) + (\bar{A} + \bar{B} + \bar{C}) \end{aligned}$$



3. (a) Consider a machine with instruction format of the form **opcode R M** where **R** is a register address and **M** is a memory address. Instructions are 16 bits long and one of the instruction formats provides 4 bits for the op-code, 4 bits for the register and other 8 bits for the memory address of the operand. Assume that the word size of this machine is 8 bits (byte addressable).

Some of the op-codes of the above (a) processor is given below:

0001 - L R, A	<u>LOAD</u> the register R with the content of memory cell A
0010 - LI R, I	<u>LOAD</u> the register R with the value I
0011 - ST R, A	<u>STORE</u> the content of the register R to the memory cell whose address is A
0101 - ADD R0, R1, R2	<u>ADD</u> the numbers in registers R1 and R2 and place the result in register R0
1001 - XOR R0, R1, R2	<u>XOR</u> the bit patterns in R1 and R2 and place the result in R0
1000 - AND R0, R1, R2	<u>AND</u> the bit patterns in R1 and R2 and place the result in R0
1110 - JMP R, A	<u>JUMP</u> to the instruction located in the memory cell A if the bit pattern in R is equal to the one in R0
1111 - HALT	<u>HALT</u> the execution

Write down the machine code instructions sequence to execute the following program statements.

```
void main( )
{
    int A = 33 ;
    int B = 11 ;
    A = A - B ;

    if ( A >= 0 )
        do
        {
            A = A - B ;
        } while ( A < 0 ) ;
    else
        do
        {
            A = A + B ;
        } while ( A >= 0 ) ;
}
```


Assume that **A** and **B** are variables refer the memory addresses **80**, **81** and the initial program counter (PC) as hexadecimal **30**.

[25 Marks]

30 Loadi R₁ 21
32 Store R₁ 80(A) } A = 33

34 Loadi R₂ 0B
36 Store R₂ 81(B) } B = 11

38 Loadi R₃ FF
3A XOR R₄, R₂, R₃
3C Loadi R₅ 01
3E ADD R₆, R₄, R₅ (-B)
40 ADD R₁, R₁, R₆
42 Store R₁ 80(A) } A = A - B

44 Load R₀ 80
46 AND R₇, R₀, R₁
48 JMP R₇ 54 if (R₀ == R₇) } A < 0

4A ADD R₁, R₁, R₆ } A = A - B
4C Store R₁ 80(A) } A = A - B
4E AND R₆, R₀, R₁
50 JMP R₆ 4A if (R₀ == R₇) } while (A < 0)
52 JMP R₀ 60

→ 54	ADD	R ₁ , R ₁ , R ₂	} A = A + B	do
56	Store	R ₁ 80(A)		
58	Load _i	R ₈ 80	} A = A + B	while (*) ≠ 0
5A	AND	R ₉ , R ₁ , R ₈		
5C	Load _i	R ₀ 00	} if (R ₀ == R ₉)	
→ 5E	SMP	R ₉ 54		
60	HALT			

4. (a) A computer has 16 pages of virtual address space, but only 4 page frames. Initially, memory is empty. A program references the virtual pages in the following order: 0, 1, 2, 1, 2, 4, 3, 6, 0, 5, 7, 8, 7, 8, 2, 1, 3, 7, 3, and 4.

For each memory reference, write the virtual page stored in each page frame under the **Least Recently Used (LRU)** and **First-In-First-Out (FIFO)** page replacement policies (clearly show the page frames in memory for each reference).

LRU

[10 Marks]

0	1	2	1	2
0	0	0	0	0
	1	1	1	1
		2	2	2
4	3	6	0	5
0	3	3	3	3
1	1	6	6	6
2	2	2	0	0
4	4	4	4	5
7	8	7	8	2
7	7	7	7	7
6	8	8	8	8
0	0	0	0	2
5	5	5	5	5
1	3	7	3	4
7	3	3	3	3
8	8	7	7	7
2	2	2	2	4
1	1	1	1	1

0	1	2	1	2
0	0	0	0	0
	1	1	1	1
		2	2	2

4	3	6	0	5
0	3	3	3	3
1	1	6	6	6
2	2	2	0	0
4	4	4	4	5

7	8	7	8	2
7	7	7	7	7
6	8	8	8	8
0	0	0	0	2
5	5	5	5	5

1	3	7	3	4
7	3	3	3	3
8	8	7	7	7
2	2	2	2	4
1	1	1	1	1

(b) Suppose you have **4GB** of virtual memory, **32MB** of physical memory, and the page size of **16KB** (2^{14}) bytes.

(i). How many pages are there in virtual memory and in physical memory?

[5 Marks]

No. of Pages in Virtual Memory = $4GB / 16KB$

= 2^{18} pages

No. of Page frames in Physical Memory = $32MB / 16KB$

= 2^{11} page frames

(ii). Assume that the relevant portion of your Page Table is as follows:

Page	Frame #	Valid Bit
0	2	1
1	3	0
4	8	0
8	0	1
11	5	1
.....
15	7	1
.....
17	4	1
.....
20	10	1
.....

Calculate the referenced address in main memory for the following virtual addresses: **0x0002D910** and **0x00053808**.

[10 Marks]

0x 0002D910

0000 0000 0000 0010 1101 1001 0001 0000
page NO. offset

∴ page NO = 11 ⇒ page frame = 5

Referenced Address = $5 \times 16KB + 6,416$
 $= 5 \times 16,384 + 6,416$

$= 88,336$

0x 00053808

0000 0000 0000 0101 0011 1000 0000 1000
page NO. offset

∴ page NO = 20 ⇒ page frame = 10

Referenced Address = $10 \times 16,384 + 14,344$

$= 178,184$
