

1. Instantiation of Virtual Input Output(VIO) IP

Project Manager → IP Catalog → Vivado Repository


→ Debug & verification → Debug → VIO (Virtual Input/Output)

Double click on VIO (Virtual Input/Output) to get Customize IP window






Double click on .veo icon to generate instantiation template in verilog





Copy and paste the above instantiation template in top module and Change your_instance_name to vio_ip and do the port mapping

Project Hierarchy




2. Simulation






3. Synthesis






4. Implementation


Add VIO Probe





Enable = 1; Load = 1; Data = DEADBEEF





Enable = 1; Load = 1; Data = 76543210

