

1. Instantiation of Virtual Input Output(VIO) IP

Project Manager → IP Catalog → Vivado Repository
→ Debug & verification → Debug → VIO (Virtual Input/Output)

Double click on VIO (Virtual Input/Output) to get Customize IP window

Customize IP

VIO (Virtual Input/Output) (3.0)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name: **vio_counter_FFFFFFFF**

To configure more than 64 probe ports use Vivado Tcl Console

General Options

PROBE_OUT Ports(0..0)

Input Probe Count: 0 [0 - 256]

Output Probe Count: 1 [0 - 256]

☐ Enable Input Probe Activity Detectors

OK Cancel

Customize IP

VIO (Virtual Input/Output) (3.0)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name: **vio_counter_FFFFFFFF**

To configure more than 64 probe ports use Vivado Tcl Console


General Options

PROBE_OUT Ports(0..0)

Probe Port	Probe Width [1 - 256]	Initial Value (in hex)
PROBE_OUT0	32	0x0

OK Cancel

Double click on .veo icon to generate instantiation template in verilog




```
vio_counter_FFFFFFFF your_instance_name (  
    .clk(clk),           // input wire clk  
    .probe_out0(probe_out0) // output wire [31 : 0] probe_out0  
);
```



Copy and paste the above instantiation template in top module and
Change your_instance_name to vio_ip and do the port mapping

```
vio_counter_FFFFFFFF vio_ip (.clk(Clock_100Mhz), // input wire clk  
    .probe_out0(Data) // output wire [31 : 0] probe_out0  
);
```


Project Hierarchy



2. Simulation



3. Synthesis





Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.959 ns	Worst Hold Slack (WHS): 0.045 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 141	Total Number of Endpoints: 141	Total Number of Endpoints: 126






All user specified timing constraints are met.


4. Implementation

Add VIO Probe



Enable = 1; Load = 1; Data = DEADBEEF

hw_vio_1				
    				
Name	Value	Activity	Direction	VIO
> data[31:0]	[H] DEAD_BEEF		Output	hw_vio_1



Enable = 1; Load = 1; Data = 76543210

