

# 1. Instantiation of Virtual Input Output(VIO) IP


Project Manager → IP Catalog → Vivado Repository

→ Debug & verification → Debug → VIO (Virtual Input/Output)

Double click on VIO (Virtual Input/Output) to get Customize IP window







Copy and paste the above instantiation template in top module and Change your\_instance\_name to vio\_ip and do the port mapping

# **Project Hierarchy**

```
Sources
       ♦ + ? • •
Q

∨ □ Design Sources (1)

   clk_div_100Mhz_to_1hz_DUT: clock_divider_100Mhz_to_1hz (clock_divider_100Mhz_to_1hz_v)
       counter_DUT : counter_99999999 (counter_99999999.v)
       bcd_to_7_seg_LED_DUT: BCD_to_7_segment_LED_Decoder (BCD_to_7_segment_LED_Decoder.v)
      > 🖓 🔳 vio_ip: vio_counter_99999999 (vio_counter_99999999.xci) (1)

∨ □ Constraints (2)

∨ □ constrs_1 (2)

       Pins_7_segment_LED_Nexys4_XC7A_110t.xdc
       Timing_counter_7_segment_LED.xdc


✓ □ Simulation Sources (1)

√   sim_1 (1)


     ✓ ■ counter_7seg_LED: counter_999999999_7_segment_LED_top (counter_99999999_7_segment_LED_top.v) (4)
             clk_div_100Mhz_to_1hz_DUT: clock_divider_100Mhz_to_1hz (clock_divider_100Mhz_to_1hz.v)
             counter_DUT : counter_99999999 (counter_99999999.v)
             bcd_to_7_seg_LED_DUT : BCD_to_7_segment_LED_Decoder (BCD_to_7_segment_LED_Decoder.v)
           > 🖓 vio_ip: vio_counter_99999999 (vio_counter_99999999.xci)
```


#### 2. Simulation







## 3. Synthesis






### 4. Implementation













4.1. Enable = 1; Load = 1; Data = 76543210





4.2. Enable = 1; Load = 1; Data = 98765432





4.3. Enable = 1; Load = 1; Data = 134217727

