



### 1. Block ROM ip instantiation


1.1. **Vivado** → Project Manager → IP Catalog → Memories & Storage Elements → RAMs & ROMs → Block Memory Generator











#### Wait till Vivado Finishes IP customization



#### 1.2. Generate Instantiation Template



#### 1.2.1. Double click on .veo for Verilog Instance

```
Project Summary
                   Block_ROM_16x264600.veo
                                                                                         ? 🗆 🖸
/suresh/Desktop/Audio/Audio_coe/run/audio_coe.srcs/sources_1/ip/Block_ROM_16x264600/Block_ROM_16x264600.veo ×
Q | 🛗 | ← | → | ¾ | 🛅 | 🛅 | × | // | 🖩 | ♀
                                                                                   Read-only *
52 // The following must be inserted into your Verilog file for this
53 / // core to be instantiated. Change the instance name and port connections
54 // (in parentheses) to your own signal names.
55
    //----- Begin Cut here for INSTANTIATION Template ---// INST TAG
56
57
   Block_ROM_16x264600 your_instance_name (
58
      .clka(clka), // input wire clka
                    // input wire rsta
59
      .rsta(rsta),
60
      .addra(addra), // input wire [18:0] addra
      .douta(douta) // output wire [15 : 0] douta
61
62
    // INST_TAG_END ----- End INSTANTIATION Template
63
64
    // You must compile the wrapper file Block ROM 16x264600.v when simulating
    // the core, Block ROM 16x264600. When compiling the wrapper file, be sure to
67 ; // reference the Verilog simulation library.
68
69
```

```
1.2.3. Copy and Paste Instantiation Template into Audio_COE.v file
```


Change your\_instance\_name to any user defined instance name(eg: BROM\_ip in this tutorial)


```
Block_ROM_16x264600 your_instance_name (
.clka(clka), // input wire clka
.rsta(rsta), // input wire rsta
.addra(addra), // input wire [18:0] addra
.douta(douta) // output wire [15:0] douta
);

1.2.4. Do port mapping
Block_ROM_16x264600 BROM_ip (
.clka(clock_706KHz), // input clka
.rsta(!Clear_n), // input rsta
.addra(Address), // input [18:0] addra
.douta(Data) // output [15:0] douta
```

);


### 2. Simulation






## TCL console → run –all







### Right click on **Data** and Change waveform style to Analog







# 3. Synthesis



## 4. Implementation

