




1. Block ROM Instantiation

Vivado → Project Manager → IP Catalog →
Memories & Storage Elements →
RAMs & ROMs → Block Memory Generator



Customize IP

 Customize Block Memory Generator (7.3) by specifying IP Options.




IP Options

Block Memory Generator

IP Symbol

Power Estimation

☒ Show disabled ports



Component Name

Block_ROM_300000x12

Basic

Port A Options

Other Options

Summary

Memory Size

Port A Width

12

Range: 1 to 4608 (bits)

Port A Depth

300000

The Width and Depth values are used for Read Operation in Port A

Operating Mode

Write First

Enable Port Type

Always Enabled

Port A Optional Output Registers

☐ Primitives Output Register

☐ Core Output Register

☐ SoftECC Input Register

☐ REGCEA Pin

Port A Output Reset Options

☒ RSTA Pin (set/reset pin)


Output Reset Value (Hex)

0


☐ Reset Memory Latch

Reset Priority

CE (Latch or Register Enable)





2. Project Hierarchy




3. Simulation


3.1. Vsync










3.2. Hsync



4. Synthesis



Timing - Timing Summary - timing_synthesis



Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (2)

Check Timing (1)

Intra-Clock Paths

Inter-Clock Paths

Path Groups

User Ignored Paths

Unconstrained Paths

Setup

Worst Negative Slack (WNS): 8.689 ns

Total Negative Slack (TNS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 1628

Hold

Worst Hold Slack (WHS): 0.246 ns

Total Hold Slack (THS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 1628

Pulse Width


Worst Pulse Width Slack (WPWS): 4.404 ns

Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0

Total Number of Endpoints: 326

All user specified timing constraints are met.



Power - power_Synthesis

Utilization Details - Hierarchical

Utilization	Name	Clocks (mW)	Signals (mW)	Data (mW)	Clock Enable (mW)
24 mW (35% of total)	VGA_ROM_COE_top				
22 mW (31% of total)	rom_ip (Block_ROM_3000000x12)	1	4	4	<0.1
2 mW (3% of total)	vga_controller (VGA_Controller)	2	<0.1	<0.1	<0.1
1 mW (1% of total)	Primitives (76)				

Left sidebar (Settings):

- Settings
- Summary (70 mW)
- Power Supply
- Utilization Details
 - Hierarchical (24 mW)
 - Clocks (4 mW)
 - Signals (5 mW)
 - Data (4 mW)
 - Clock Enable (<0.1 mW)
 - Set/Reset (<0.1 mW)
 - Logic (3 mW)
 - BRAM (13 mW)
 - I/O (<0.1 mW)

5. Implementation

