





# 1. Simulation Full

## 1.1. HSync








## 1.2. VSync




# 1.3. Data






## 2. Synthesis



Timing - Timing Summary - timing_Synthesis			
<div><div><div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div><div><div>Design Timing Summary</div></div></div></div>			
<div><div>General Information</div><div>Timer Settings</div><div>Design Timing Summary</div><div>Clock Summary (2)</div><div>Check Timing (0)</div><div>Intra-Clock Paths</div><div>Inter-Clock Paths</div><div>Path Groups</div><div>User Ignored Paths</div><div>Unconstrained Paths</div></div>	Design Timing Summary		
	<div><div><div>Setup</div><div>Worst Negative Slack (WNS): 8.689 ns</div><div>Total Negative Slack (TNS): 0.000 ns</div><div>Number of Failing Endpoints: 0</div><div>Total Number of Endpoints: 734</div></div><div><div>Hold</div><div>Worst Hold Slack (WHS): 0.248 ns</div><div>Total Hold Slack (THS): 0.000 ns</div><div>Number of Failing Endpoints: 0</div><div>Total Number of Endpoints: 734</div></div><div><div>Pulse Width</div><div>Worst Pulse Width Slack (WPWS): 4.404 ns</div><div>Total Pulse Width Negative Slack (TPWS): 0.000 ns</div><div>Number of Failing Endpoints: 0</div><div>Total Number of Endpoints: 392</div></div></div>		
	<div>All user specified timing constraints are met.</div>		



### 3. Implementation

