

CS301 Embedded System and Microcomputer Principle

Lecture 8:Advanced Timer Functionality


2024 Fall

This PowerPoint is for internal use only at Southern University of Science and Technology. Please do not repost it on other platforms without permission from the instructor.



Recap








Basic Block Diagram


- Basic timer block diagram
 - Prescaler
 - divide counter clock frequency by any factor between 1~65536
 - Counter
 - counts from 0 to the auto-reload value (contents of the ARR register), then restarts from 0 and generates an overflow event.
 - Auto-Reload Register





TIMx_DIER Registers

TIMx_DIER (DMA/Interrupt Enable Register)



- UIE: Update Interrupt Enable
- CC1IE: Capture/compare Channel 1 Interrupt Enable
- CC2IE: Capture/compare Channel 2 Interrupt Enable
- CC3IE: Capture/compare Channel 3 Interrupt Enable
- CC4IE: Capture/compare Channel 4 Interrupt Enable

• ...



Delay and Overflow Frequency

- Counting Up Example
- What's the CK_CNT frequency
- What is the counter overflow frequency?

$$f_{CK_CNT} = \frac{f_{CK_PSC}}{PSC + 1}$$

$$f_{CK_OV} = \frac{1}{Delay} = \frac{f_{CK_PSC}}{(PSC + 1)(ARR + 1)}$$

CK_CNT

CNT

Delay

Del




Outline

- Output Compare PWM
- Input Capture
- SysTick




Timer

Time Generation & Input Capture & Output Compare





Output Compare




Output Compare Mode (OCnM)	Timer Output (OCREF)
000	Frozen
001	High if CNT == CCR
010	Low if CNT == CCR
011	Toggle if CNT == CCR
100	Forced low (always low)
101	Forced high (always high)
110	PWM Mode 1
111	PWM Mode 2

baiyh@sustech.edu.cn




Set Mode (OCnM = 001)






Clear Mode (OCnM =010)






Toggle mode (OCnM = 011)





Duty Cycle


- Duty cycle(占空比) of a periodic waveform is the ratio of ton to T
- usually expressed as a percentage
- measures fraction of period for which signal is HIGH
 - Frequency
 - Pulse-Width
 - Duty cycle





PWM

- PWM (Pulse Width Modulation) is a technique to effectively obtain desired analog parameters by modulating the width of a series of pulses. It is commonly applied in fields such as motor speed control.
- PWM Parameters:
 - Frequency = 1 / T_S
 - Duty Cycle = $T_{ON} / T_{S} = T_{ON} / (T_{ON} + T_{OFF})$






PWM Mode


- PWM1 mode: The PWM signal is high as long as TIMx_CNT < TIMx_CCRx else it becomes low
- PWM2 mode: reverse of PWM1 mode

Mode	Counter < CCR	Counter ≥ CCR
PWM1 mode (Low True)	High	Low
PWM2 mode (High True)	Low	High



PWM in Up-Counting Mode






(b) QCaMten 1111cr(PWM2 mode)



Down-Counting Mode


		×	#
Mode	Counter < CCR	Counter ≥ CCR	
PWM1 mode (Low True)	High	Low	
PWM2 mode	Low	High	





Up-down Counting (Center-aligned)

Mode	Counter < CCR	Counter ≥ CCR
PWM1 mode (Low True)	High	Low
PWM2 mode (High True)	Low	High






PWM Parameters

- PWM Frequency is determined by ARR (Auto-reload Register)
- PWM Duty Cycle is determined by CCRx (Capture/Compare Register)

PWM Frequency =
$$\frac{f_{CK_PSC}}{(ARR + 1) \times (PSC + 1)}$$

PWM Duty Cycle = CCR/ (ARR + 1) \times 100% PWM Duty Cycle = 1 - CCR/(ARR+1) if Mode2








- PWM Mode 1(Low True)
- Upcounting mode, ARR = 6, CCR = 3

Mode	Counter < CCR	Counter ≥ CCR
PWM1 mode (Low True)	High	Low
PWM2 mode (High True)	Low	High




Duty Cycle =
$$\frac{CCR}{ARR + 1}$$
$$= \frac{3}{7}$$

Period = (1 + ARR) * Clock Period = 7 * Clock Period




- PWM Mode 2 (High-True)
- Upcounting mode, ARR = 6, CCR = 3





- PWM Mode 2 (High-True)
- Upcounting mode, ARR = 6, CCR = 5



Duty Cycle = 1 -
$$\frac{CCR}{ARR + 1}$$

$$= \frac{2}{7}$$

Period = (1 + ARR) * Clock Period = 7 * Clock Period



• Find the frequency (F) and Duty cycle(DC) of a PWM if TIMx_ARR = 999 and TIMx_CCRn = 250. Assume OCnM = 110 (PWM1), no prescaler, and TIMx clock frequency of 72MHz.

Solution:

- Frequency=72M/(999+1)=72KHz=72000Hz.
- Duty Cycle = TIMx_CCR/(TIMx_ARR +1) \times 100% = (250/1000) \times 100% = 25%.

$$\text{PWM Frequency} = \frac{f_{\text{CK_PSC}}}{(\text{ARR} + 1) \times (\text{PSC} + 1)}$$

PWM Duty Cycle= CCR/ (ARR + 1) \times 100%



Assume the TIMx Module clock frequency is 72MHz. Using no prescaler, find the value of the TIMx_ARR register if we want the PWM output Frequency of (a) 5KHz, (b) 10KHz, and (c) 25KHz.

- Solution
- (a) $ARR+1=72MHz/5KHz = 14400 \rightarrow ARR = 14399$.
- (b) ARR+1=72MHz/10KHz = $7200 \rightarrow ARR = 7199$.
- (c) $ARR+1=72MHz/25KHz = 2880 \rightarrow ARR = 2879$.

$$PWM \ Frequency = \frac{f_{CK_PSC}}{(ARR + 1) \times (PSC + 1)}$$




Outline

- Output Compare PWM
- Input Capture
- SysTick



Measure Time Span

How to measure time span between two events?




1. Hardware copies counter value and generates an interrupt

- 2. Hardware copies counter value again and generates an interrupt
- 3. Substitute two counter values to get Time span between two events Time span = (63 30) x Time Unit



Input Capture


- A Timer function to record the timestamp of an external event
 - Capture both rising and falling edges
 - Capture only rising edges or only falling edges






Input Capture

- Latch the counter value into CCR(Capture & Compare Register) after a transition is detected
- If enabled, generate an interrupt to inform the processor to read CCR





Measure Time Span





$$Clock\ period = \frac{1}{f_{CK_CNT}} \qquad f_{CK_CNT} = \frac{f_{CK_PSC}}{PSC + 1}$$

有う科技大学 SOUTHERN UNIVERSITY OF SCIENCE AND TECHNOLOGY

Input Capture Channels

 Measure frequency and Duty Cycle at the same time








Outline

- Output Compare PWM
- Input Capture
- SysTick



System Timer (SysTick)


- Available in all Cortex-M MCUs
- It is a 24-bit down counter. It counts down from an initial value to 0.
- Used to initiate an action on a periodic basis
 - OS ticks





SysTick Counting

Systick only supports downcounting




SysTick Interrupt Time Period = (SysTick_LOAD + 1) × Clock Period = 7 × Clock Period



SysTick Diagram


Diagram of System Timer





SysTick Registers

- SysTick_CTRL
 - SysTick control and status register



Bits	Name	Туре	Reset Value	Description
16	COUNTFLAG	R	0	Read as 1 if counter reaches 0 since last time this register is read; clear to 0 automatically when read or when current counter value is cleared
2	CLKSOURCE	R/W	0	0 = External reference clock (STCLK) 1 = Use processor free running clock
1	TICKINT	R/W	0	1 = Enable SYSTICK interrupt generation when SYSTICK Timer reaches 0 0 = Do not generate interrupt
0	ENABLE	R/W	0	SYSTICK Timer enable



SysTick Registers

- SysTick_LOAD
 - SysTick reload value register



Bits	Name	Туре	Reset Value	Description
23:0	RELOAD	R/W	0	Reload value when timer reaches 0

- 24 bits, maximum value 0x00FF.FFFF (16,777,215)
- Counter counts down from RELOAD value to 0.
- Writing RELOAD to 0 disables SysTick
- Time interval between two SysTick interrupts

Interval =
$$(RELOAD + 1) \times Clock_Period$$

- If 100 clock periods between two SysTick interrupts
 - RELOAD = 99



SysTick Registers

- SysTick_VAL
 - SysTick current value register

31	24 23	0
		CURRENT

Bits	Name	Туре	Reset Value	Description
23:0	CURRENT	R/Wc	0	Read to return current value of the timer. Write to clear counter to 0. Clearing of current value also clears COUNTFLAG in SYSTICK Control and Status register

- Reading it returns the current value of the counter
- When it transits from 1 to 0, it generates an interrupt
- Writing to SysTick_VAL clears the counter and COUNTFLAG to zero
 - Cause the counter to reload on the next timer clock
 - But, does not trigger an SysTick interrupt
- It has random value on reset.
 - Always clear it before enabling the timer



Delay Function Example

 Example: Assuming SysTick clock frequency = 8 MHz, calculate the delay which is made by the following function.

```
void delay() {
    SysTick->LOAD = 9; /*Timer start value*/
    SysTick->CTRL = 5; /*Enable the timer and choose
system clock as the clock source */
    while ((SysTick->CTRL & 0x10000) == 0) /*wait until
the Count flag is set */
    SysTick->CTRL = 0; /*Stop the timer (Enable = 0) */
         Delay = (RELOAD + 1) \times Clock\_Period
                = (9+1) / 8MHz = 10 \times 0.125us
                = 1.25us = 1250ns
```



ENABLE


Recall First Sample Code

//延时nms fac us=SYSCLK/8; Toggling PA2 //注意nms的范围 fac ms=(u16) fac us*1000; //SysTick->LOAD为24位寄存器,所以,最大延时为 //nms<=0xfffffff*8*1000/SYSCLK //SYSCLK单位为Hz,nms单位为ms Source code of delay.c //对72M条件下,nms<=1864 206 void delay ms (ul6 nms) 207 208 - { 209 //时间加载(SysTick->LOAD为24bit) SysTick->LOAD=(u32)nms*fac ms; 210 SysTick->VAL =0x00; 211 //开始倒数 212 SysTick->CTRL=0x01; 213 #include <stm32f10x.h> 214 215 temp=SysTick->CTRL; }while((temp&0x01)&&!(temp&(1<<16))); //等待时间到达 216 void delay ms(uint16 t t); SysTick->CTRL=0x00; 217 SysTick->VAL =0X00; 218 219 int main() #endif /* System clock initial */ RCC->APB2ENR |= 0xFC; /* Enable clocks for GPIO ports * $GPIOA \rightarrow CRL = 0x44444344; /* PA2 as output */$ while(1)/* toggle PA2 */ 17 **16** 15 2 1 0 GPIOA->ODR ^= (1<<2 Reserved Reserved delay ms(1000) COUNTFLAG -**TICKINT** baivh@sustech.edu.cn



SysTick Interrupt

- System timer
 - standard hardware component built into ARM Cortex-M.
 - This hardware periodically forces the processor to execute the SysTick_Handler() ISR:





SysTick Interrupt Example

Toggle PC13 with SysTick interrupt

```
#include <stm32f10x.h>
void SysTick Handler()
   GPIOC->ODR ^= (1 << 13); /* toggle PC13 */
int main()
   RCC->APB2ENR = 0xFC; /* enable GPIO clocks */
   GPIOC->CRH = 0x443444444; /* PC13 as output */
   SysTick -> LOAD = 9000000 - 1; /* STRELOAD = 72,000,000/8 -1 */
   SysTick->CTRL = 0x03; /* Clock = AHB clock/8, TickInt enable,
Enable = 1 * /
   while (1)
```