

CS301 Embedded System and Microcomputer Principle


Lecture 7:Timer Introduction

2024 Fall

This PowerPoint is for internal use only at Southern University of Science and Technology. Please do not repost it on other platforms without permission from the instructor.



Recap





Outline

- Introduction to timers
- Clock Tree
- STM32 Timers



Time-based Control

- Many embedded systems are used to control things based on time or that have time constraints
 - Traffic light controller
 - Power meter
 - Pacemaker
 - Subway collision avoidance system
 - Airbag
 - •
 - How to track real (wall clock) time?



Recall First Sample Code

- Toggling PA2 every second
 - This time we use pure delay loop

```
void delay(uing32 t count)
    do
    (i--);
    while (i != 0);
int main() {
    /* System clock initial */
    RCC->APB2ENR |= 0xFC; /* Enable clocks for GPIO ports */
    GPIOA - > CRL = 0 \times 444444344; /* PA2 as output */
    while (1) {
        volatile unsigned int i;
        GPIOA->ODR ^= (1 << 2); /* toggle PA2 */
        delay(5000000);
                          How much time?
```




Problems Regarding Time

- Using software delay loops
 - Waste of processor because it is not available for other operations
 - Difficult to translate into actual time
 - Given a time for the delay, difficult to translate into number of iterations
 - The delays are unpredictable, e.g., compiler optimization, interrupts
- We need an independent reference of time!



Reference of Time

 The simplest hardware to provide a reference of time is a counter that counts every fixed unit of time → timer



- The actual time can be obtained by multiplying the counter with the clock interval time
 - The accuracy and stability of the clock is critical
- How is clock generated?



Outline

- Introduction to timers
- Clock Tree
- STM32 Timers




Clock


- Clock refers to the basic time interval for instruction execution, and a high clock frequency means a strong computing capability for the CPU.
- Stable clocks are essential for watchdog timers, timers, asynchronous communications, and more.
- STM32 Clocks
 - Quartz Crystal Oscillators
 - RC/LC/RLC oscillators
 - PLL




Clock Sources

- STM32 Clocks
 - Quartz Crystal Oscillators
 - High Accuracy
 - Stable frequency
 - RC/LC/RLC oscillators
 - Simplicity
 - Low Cost
 - PLL










STM32 Clocks





Multi-Clock Management

- Different types of buses, interfaces, external components, and power management may require different clocks.
 - Inside the MCU, there is a unified clock tree, and peripheral clocks are typically derived by dividing the system clock.
 - These clocks are usually provided by external crystals oscillators, and the clock source is selected using external configuration pins during reset.
- Phase-locked loop (PLL) technology is widely used to increase the external lower-frequency clock to a higher-frequency internal clock



Clock Tree

STM32F103 Clock Config


• H: high


• L: low

• S: speed

• I: internal

• E: external






Clock Tree

• STM32F103

Source	Freq.	Material	Usage				
HSE	4~16MHz	Oscillator	SYSCLK/RTC				
LSE	32.768KHz	Oscillator	RTC				
HIS	8MHz	RC	SYSCLK				
LSI	40KHz	RC	RTC/IWDG				




User manual, Figure 8. Clock tree, page 93



Clock Tree

• STM32F103 Clock Config in CubeIDE






Outline

- Introduction to timers
- Clock Tree
- STM32 Timers



Timer in MCU


Make Timer an IO Device based on Reference Clock





Timer in MCU


 Have internal registers with addresses in the memory space for the CPU to access





STM32 Timers

- Timers(常规定时器)
 - Basic Timers
 - General Purpose Timers
 - Advanced Timers
- SysTick(系统嘀嗒定时器)
- Watchdogs(看门狗定时器)
 - Independent Watchdogs
 - Windowed Watchdogs
- •RTC(实时时钟)





STM32 Timers


- Advanced-control timers (TIM1&TIM8)
- General-purpose timers (TIM2 to TIM5)
- Basic timers (TIM6&TIM7)
- All are 16 bits timer, but Baisc timers only support counting up

Туре	Num	Bus	Counting mode	Feature
Basic	TIM6, TIM7	APB1	Up	Time-base generation (Timer)
Generalp urpose	TIM2 to TIM5	APB1	Up, down, up/down	Time-base generation, Input capture(measuring input pulse lengths), Output compare (PWM waveform)
Advance	TIM1, TIM8	APB2	Up, down, up/down	Time-base generation, Input capture, Output compare, and more advanced features



Basic Block Diagram

- Basic timer block diagram
 - Prescaler
 - divide counter clock frequency by any factor between 1~65536
 - Counter
 - counts from 0 to the auto-reload value (contents of the ARR register), then restarts from 0 and generates an overflow event.
 - Auto-Reload Register






Timer Registers

- Generalized for all timers
- TIMx_CNT (Counter)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CNT[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 15:0 CNT[15:0]: Counter value

TIMx_ARR (Auto-Reload Register)



TIMx_PSC (Prescaler value)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PSC[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw



Timer Registers

TIMx_CR1 (Control Register)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			Doce	nuod			CKE	[1:0]	ARPE	CI	MS	DIR	OPM	URS	UDIS	CEN]
		Reserved					rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
							0	0	0	0	0	0	0	0	0	1	up
CEN (Counter	En	able))				0	0	0	0	0	1	0	0	0	1	down
 0: counter d 	isab	led					0	0	0	0	0	0	0	0	0	0	stop


- 1: count
- OPM (One Pulse Mode)
 - 0: the counter counts continuously
 - 1: the counter stops at the next update event.
- CMS (Center-aligned Mode Selection)
- DIR (Direction)

CMS	DIR	Counting mode
00	0	Counting up
00	1	Counting down
01	X	Count up and down
10	X	Count up and down
11	X	Count up and down




Timer Registers

TIMx_SR (Status Register)




- The bit 0 of TIMx_SR is used as UIF (Update Interrupt Flag)
 - Set by hardware while update_event occurs, cleared by sorftware
- In counting up mode, when the value of CNT (counter) reaches ARR, UIF flag is set.
 - The flag remains high until it is cleared by software
- In the counting down mode, the flag is set when the counter reaches zero.






Counting up

- Counting Up Example
 - PSC = 3
 - ARR = 36
- What's the CK_CNT frequency and what period will the timer generate?









Counting down



- PSC = 1
- ARR = 36








Center-aligned mode



- PSC = 0
- ARR = 6





How to make delays using TIMx


- Steps Making delays using the TIM timer in up-counting mode
 - 1) enable the clock to TIMx module,
 - 2) load TIMx_ARR register with proper value,
 - 3) clear UIF flag,
 - 4) set the mode as up-counter timer and enable timer,
 - 5) wait for UIF flag to go HIGH,
 - 6) Stop the timer.
- For up counter, how to calculate the delay?

$$T = \frac{(TIMx_ARR + 1) * (TIMx_PSC + 1)}{f_{CK PSC}}$$



Example1

• By default, the AHB clock frequency is 72MHz; the APB1 clock is set to 36MHz, and APB2 is 72MHz. Calculate the frequency of the clock that is fed to the timer 7 and timer 8.





Example2

$$T = \frac{(TIMx_ARR + 1) * (TIMx_PSC + 1)}{f_{CK PSC}}$$

 Example: Calculate the delay which is made by the following function. Supposing TIM2 CK_PSC frequency is 72MHz

- Solution
 - PSC = 7199, ARR = 499,
 - Delay = $(7199+1) \times (499+1)/72$ MHz = 0.05s = 50ms



Example3

$$T = \frac{(TIMx_ARR + 1) * (TIMx_PSC + 1)}{f_{CK PSC}}$$

• Example: Using TIM2 to write a program that toggles PC13 every second. Calculate value of TIM2->ΑRR μο ρομρίετε the program. Supposing TIM2 CK_PSC frequency is 72MHz

```
RCC->APB2ENR |= 0xFC; /* enable GPIO clocks */
   RCC->APB1ENR = (1 << 0); /* enable TIM2 clock */
   GPIOC - > CRH = 0x443444444; /* PC13 as output */
   while (1) {
       GPIOC->ODR ^= (1 << 13); /* toggle PC13 */
       delay();
                                            Solution
void delay() {
                                           PSC = 7199, Delay = 1s
   TIM2->PSC = 7200 - 1; /* PSC = 7199 */
                                           ARR = 1s \times 72MHz/(7199+1) - 1
   TIM2->ARR = ?;
                                                 = 10000 - 1
   TIM2->SR = 0; /* clear the UIF flag */
   TIM2->CR1 = 1; /* enable TIM2 with up counting */
   while ((TIM2->SR & 1) == 0); /* wait until the UIF flag is set */
   TIM2->CR1 = 0; /*stop counting */
```