#### **DIGITAL LOGIC**

Chapter 6 : Registers & Counters

2023 Fall




## Today's Agenda

- Recap
- Context
  - Registers
  - Design a sequence generator
  - Counters
  - Design a counter
- Reading: Textbook, Chapter 6.1-6.9



### Recap






#### **Outline**

- Various types of registers
- Sequence generator with shift register
- Asynchronous counter
- Synchronous counter
- Design a synchronous counter



## **Clocked Sequential Circuits**

- Clocked sequential circuits have flip-flops and combinational gates.
- FFs are essential, otherwise reduce to combinational.
- Circuits that include flip-flops are usually classified by the function they perform rather than by the name of the sequential circuit.
- Two such circuits are registers and counters.





## **Registers and Counters**

#### Register

- A group of binary cells (FFs) suitable for holding binary data information
- In addition to the FFs, a register may have combinational gates to control when and how the new information is transferred into the register (MUXes, ...)


#### Counter

- A register that goes through a predetermined sequence of states upon the application of input pulses
- The gates in a counter are connected in such a way as to produce a pre-described sequence of binary states in the register (arithmetic circuits)



## **Shift Register**

- Register: bitwise extension of a FF.
  - The shift register permits the stored data to move from a particular location to some other location within the register.
  - All the n FFs are driven by the common clock signal
  - sometimes with load control
- Type: Based on input & output
  - Serial-in to Serial-out (SISO)
  - Serial-in to Parallel-out (SIPO)
  - Parallel-in to Serial-out (PISO)
  - Parallel-in to Parallel-out (PIPO)
- Direction
  - Left shift
  - Right shift
  - Rotate (right or left)
  - Bidirectional




Bits moving through a SISO shift register

Universal shift register



#### 4-bit Serial-in to Serial-out

 SISO: the data is shifted serially "IN" and "OUT" of the register, one bit at a time in either a left or right direction under clock control.




• An example of 1011 into the register. (Input from LSB to MSB, Right shift)

CLK	In	$Q_A$	$Q_B$	$Q_{C}$	$Q_D$	Out
initial		0	0	0	0	0
<b>↑</b>	1 -	<b>→</b> 1 <	0	0	0 —	• 0
1	1 -	<b>1</b>	1	0	0	• 0
<b>↑</b>	0 —	<b>O</b> (	1	1	0 —	<b>O</b>
$\uparrow$	1 -	<b>→</b> 1	0	1	1 —	<b>1</b>



#### 4-bit Serial-in to Parallel-out


• SIPO: the register is loaded with serial data, one bit at a time, with the stored data being available at the output in parallel form.





### 4-bit Parallel-in to Serial-out


• PISO: the parallel data is loaded into the register simultaneously and is shifted out of the register serially one bit at a time under clock control.





#### 4-bit Parallel-in to Parallel-out

• PIPO: the parallel data is loaded simultaneously into the register, and transferred together to their respective outputs by the same clock pulse.






#### **PIPO** with Parallel Load

 4-bit Parallel-in to Parallel-out Register with Parallel Load Logic diagram

function table


Present	Next state
state	
Load	$Q_A Q_B Q_C Q_D$
0	No change
1	ABCD





## **Universal Shift Register**

- Universal shift register
  - Capable of both-direction shifting and parallel load/out functional table




Clear	S <sub>1</sub>	S <sub>0</sub>	A <sub>3</sub> +	A <sub>2</sub> +	A <sub>1</sub> +	A <sub>0</sub> +	Operation
0	Х	х	0	0	0	0	Clear
1	0	0	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	No change
1	0	1	sri	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	Shift right
1	1	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	sli	Shift left
1	1	1	l <sub>3</sub>	l <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	Parallel load

graphic symbol



## **Universal Shift Register**






## 74 Series Shift Register

- Some of the IC's available for shift registers
  - 74164 8-bit SIPO shift register
  - 74165 8-bit PISO shift register
  - 74194 4-bit PIPO shift register


74195 – 4-bit Universal shift register (can be used for SISO, SIPO, and PIPO operations)





#### **Serial Transfer**

Serial Transfer from Reg A to Reg B




Clock		
		1
Shift control		
CLK —	$T_1$ $T_2$ $T_3$ $T_4$	

Timing Pulse	Shift	t Re	gist	er A	Shif	t Re	gist	er B
Initial value	1	0	1	1	0	0	1	0
After $T_1$	1	1	0	1	1	0	0	1
After $T_2$	1	1	1	0	1	1	0	0
After $T_3$	0	1	1	1	0	1	1	0
After $T_4$	1	0	1	1	1	0	1	1




#### Serial/Parallel Transfer

 Shifters are useful in serializers and deserialisers that convert data from parallel to serial form and back again



- Serial
  - One bit a time
  - Need more time, low complexity
- Parallel
  - All bits at the sane time
  - Transfer faster, higher complexity





SIPO

PIPO

### **Serial to Parallel Converter**

out[3] \_\_\_\_

out[1] \_\_\_\_\_

out[2] \_\_\_\_\_

out[0]

serial input clk for SIPO is faster clk1 (4f) clk2 (f) out[3] out[2] out[1] out[0] parallel output a[3] a[2] \_\_\_\_\_ a[0] clk2




#### **Outline**

- Various types of registers
- Sequence generator with shift register
- Asynchronous counter
- Synchronous counter
- Design a synchronous counter



## **Sequence Generator**


- A sequence generator is a circuit that generates a desired sequence of bits in synchronization with a clock.
- Can be used as a random bit generator, code generator, and prescribed period generator.
- The output of the combinational circuit is a function of the shift register state and is connected to the serial input of the shift register






### **Sequence Generator**

- n FFs can generate a sequence with the maximum length of  $N = 2^n 1$
- The required sequence can be obtained from the output of any FF, or the output of the combinational circuit







## Example: Design a 4-bit Sequence Generator

• Design of a sequence generator to generate a sequence of **1001**.

The minimum number of flip-flops required to generate a sequence of length N is given by N ≤ 2<sup>n</sup> - 1 → n = 3 (3 FFs)






Clk	Z	$Q_2$	$Q_1$	$Q_0$
<b>↑</b>		1	1	0
<b>↑</b>		0	1	1
<b>↑</b>		0	0	1
$\uparrow$		1	0	0


# Example: Design a 4-bit Sequence Generator

- Design of a sequence generator to generate a sequence of 1001.
  - The minimum number of flip-flops required to generate a sequence of length N is given by  $N \le 2^n 1 \rightarrow n = 3$  (3 FFs)

CLK	Z	$Q_2$	$Q_1$	$Q_0$
<b>↑</b>		1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Q
<b>↑</b>		0	1	1
<b>↑</b>		0	0	1
<b>1</b>		1	0	0

CLK	Z	$Q_2$	$Q_1$	$Q_0$
<b>↑</b>	0	<b>1</b>	1	0
<b>↑</b>	0	0	1	1
<b>↑</b>	1	0	0	1
<b>↑</b>	1	1	0	0







# Example: Design a 5-bit Sequence Generator

- Design of a sequence generator to generate a sequence of 10011.
  - The minimum number of flip-flops required to generate a sequence of length N is given by  $N \le 2^n 1 \rightarrow n = 3$  (3 FFs)

CLK	Z	$Q_2$	$Q_1$	$Q_0$
<b>↑</b>	0	<b>▼</b>	1	1
<b>↑</b>	0	0	1	1
<b>↑</b>	1 _	0	0	1
<b>1</b>	1	1	0	0
<b>↑</b>	1 🗸	1	1	0





# Example: Design a 6-bit Sequence Generator

有方針技义等 SOUTHERN UNIVERSITY OF SCIENCE AND TECHNOLOGY

- Design of a sequence generator to generate a sequence of 110101
  - The minimum number of flip-flops required to generate a sequence of length N is given by  $N \le 2^n 1$
  - The minimum value of *n* to satisfy the above condition is 3.

CLK	Z	$Q_2$	$Q_1$	$Q_0$
<b>↑</b>		1	1	0
<b>↑</b>		1	1	1
<b>1</b>		0	1	1
<b>↑</b>		1	0	1
<b>1</b>		0	1	0
<u></u>		1	0	1


#### State 101 occurs twice!

3 flip-flops are not sufficient to generate the given sequence.


# Example: Design a 6-bit Sequence Generator

Needs 4 FFs to generate 110101

clk	Z	$Q_3$	$Q_2$	$Q_1$	$Q_0$
<b></b>	1	<b>₹</b>	1	0	1
<b>↑</b>	0	1	1	1	0
<b>↑</b>	1_	0	1	1	1
<b>↑</b>	0	1	0	1	1
<b>↑</b>	1_	0	1	0	1
<b>↑</b>	1	1	0	1	0



$$Z = Q_2Q_0 + Q_2'Q_0' = (Q_2 \oplus Q_0)'$$





#### **Outline**

- Various types of registers
- Sequence generator with shift register
- Asynchronous counter
- Synchronous counter
- Design a synchronous counter



#### **Counters**

- A counter is a special type of register that counts upward, downward, or in any prespecified sequence
  - Ripple counters (asynchronous counter)
    - The output transition of flip-flop serves as a source for triggering other flip-flops
  - Synchronous counters
    - The clock inputs of all flip-flops receive a common clock



## **Asynchronous Counters**

- aka. Serial or ripple counters
- All the flip-flops are not driven by the same clock pulse.
  - The successive flip-flop is triggered by the output of the previous flip-flop.
  - Hence the counter has cumulative settling time, which limits its speed of operation





## 4-bit Binary Ripple Counter

Binary Up count sequence

<b>A</b> <sub>3</sub>	A <sub>2</sub>	<b>A</b> <sub>1</sub>	<b>A</b> 0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0

Timing diagram









## **4-bit Binary Ripple Counter**


- Binary Up counter using TFF
- What if design a down counter?
  - just replace negative-edge triggered clock with positive-edge triggered clock








## **BCD Ripple Counter**



Next State

1 Tesetti State				INCAL State				
	Q8	Q4	Q2	2 Q1	Q8	Q4	Q2	Q1
	0	0	0	0	0	0	0	1
	0	0	0	1	0	0	1	0
	0	0	1	0	0	0	1	1
	0	0	1	1	0	1	0	0
	0	1	0	0	0	1	0	1
	0	1	0	1	0	1	1	0
	0	1	1	0	0	1	1	1
	0	1	1	1	1	0	0	0
	1	0	0	0	1	0	0	1
	1	0	0	1	0	0	0	0


Present State





## Three-decade BCD Ripple Counter

 When Q8 in one decade goes from 1 to 0, it triggers the count for the next higher decade while it's own decade goes from 9 to 0.





#### **Outline**

- Various types of registers
- Sequence generator with shift register
- Asynchronous counter
- Synchronous counter
- Design a synchronous counter



## Synchronous counters

- The ripple or asynchronous counter is the simplest to build, but its highest operating frequency is limited because of ripple action.
  - delay time
  - glitches
- Both of these problems can be overcome, if all the flipflops are clocked synchronously.
- The resulting circuit is known as a synchronous counter.




## **4-bit Synchronous Binary Counters**

#### Count up

 As the number of stages increases, the number of AND gates also increases, along with the number of inputs for each of those AND gates.


<b>A</b> <sub>3</sub>	A <sub>2</sub>	<i>A</i> <sub>1</sub>	<b>A</b> <sub>0</sub>
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0





## 4-bit Up/Down Binary Counter

- Up=1, Down=0 =>
- counting up
  - $A_3A_2A_1A_0$
  - $0000 \rightarrow 0001 \rightarrow 0010 \rightarrow 0011 \rightarrow 0100 \rightarrow 0101$
- Up=0, Down=1 =>
- counting down
  - $A_3A_2A_1A_0$
  - $1111 \rightarrow 1110 \rightarrow 1101 \rightarrow 1100 \rightarrow 1011 \rightarrow 1010$





## **Shift Register Counters**

- Shift registers may be arranged to form different types of counters.
- These shift registers use feedback, where the output of the last flip-flop in the shift register is fed back to the first flip-flop.
- Based on the type of this feedback connection, the shift register counters are classified as
  - ring counter
  - switch-tail ring counter or Johnson counter




## **Ring Counter**

• A circular shift register with only one flip-flop being set at any particular time, all others are cleared. (initial value 0001 as in example)

• The single bit is shifted from one flip-flop to the next to

produce the sequence of timing signals




L000	) <b>→</b>	0100	) <del></del>	0010	$\rightarrow$	000
init	clk	$Q_A$	$Q_B$	$Q_C$	$Q_D$	-
L	Χ	0	0	0	1	_
Н	$\uparrow$	1	0	0	0	
Н	<b>†</b>	0	1	0	0	
Н	1	0	0	1	0	
Н	<b>†</b>	0	0	0	1	


init	clk	$Q_A$	$Q_B$	$Q_C$	$Q_D$
L	X	0	0	0	_1
Н	$\uparrow$	1	Q	•0	0
Н	$\uparrow$	0	VI	× 0	>0
Н	$\uparrow$	0	10	1	<del>\</del> 0
Н	$\uparrow$	0	0	<b>1</b> 0	<b>1</b>





## Ring Counter for Decoder



Ring-counter (initial value = 1000)











### Johnson counter

- Switch-tail ring counter: a circular shift register with its complement output of the last flip-flop connected to the input of the first flip-flop
- Johnson counter is a k-bit switch-tail ring counter will go through a sequence of 2k distinguishable states (initial value 0000 as in example)






Saguanca	Fli	Flip-flop outputs							
Sequence number	$\overline{A}$	В	C	E					
1	0	0	0	0					
2	1	0	0	0					
3	1	1	0	0					
4	1	1	1	0					
5	1	1	1	1					
6	0	1	1	1					
7	0	0	1	1					
8	0	0	0	1					



## Johnson counter for decoder





## **Outline**

- Various types of registers
- Sequence generator with shift register
- Asynchronous counter
- Synchronous counter
- Design a synchronous counter



## Design a Synchronous Counter


Recall: Design Procedure of Sequential Circuits

- 1. Specification: design description or timing diagram
- 2. Formulation: develop state diagram
- 3. Generate next-state table in form of count sequence
- 4. Choose type of Flip-Flop
- 5. Derive simplified excitation equations of FFs
- 6. Draw logic diagram



## **Modulo-N Counter**

- Counters can be designed to generate any desired sequence of states. A divide-by-N counter (also known as a modulo- N counter)
- e.g. mod-5 counter
  - A counter that goes through the following binary repeated sequence: 0, 1, 2, 3, 4, 0, 1, 2, ...






### **Counters with Unused States**

- n flops => 2<sup>n</sup> states
- Unused states
  - States that are not used in specifying the FSM, may be treated as don't-care conditions or may be assigned specific next states
- Self-correcting counters
  - Ensure that when a circuit enter one of its unused states, it eventually goes into one of the valid states after one or more clock pulses so that it can resume normal operation
  - Analyze the circuit to determine the next state from an unused state after it is designed




# **Example: Counters with Unused States**

- Design a counter that goes through the following binary repeated sequence: 0, 1, 2, 4, 5, 6
  - The unused state is 011 & 111, they are considered as don't care conditions.



Pre	Present State		Ne	Next State			Flip-Flop Inputs					
A	В	С	A	В	C	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	Jc	Kc	
0	0	0	0	0	1	0	X	0	X	1	X	
0	0	1	0	1	0	0	X	1	X	X	1	
0	1	0	1	0	0	1	X	X	1	0	X	
0	1	1	X	$\mathbf{X}$	X	X	X	X	X	X	X	
1	0	0	1	0	1	X	0	0	X	1	X	
1	0	1	1	1	0	X	0	1	X	X	1	
1	1	0	0	0	0	X	1	X	1	0	X	
1	1	1	X	X	X	X	X	X	X	X	X	


## **Example: Counters with Unused States**



BC	00	01	11	10
0	x	x	$\int x$	x
1	0	0	$oxed{x}$	1


 $K_A$ 


- $J_A = B$ •  $J_B = C$
- $J_C = B'$




Bo	00	01	11	10
0	$\int x$	x	x	1
1	lacksquare	x	x	1


0	$\int x$	x	x	1			
1	$oxed{x}$	x	x	1			
K <sub>B</sub>							







Logic-1



### 有分科技大學 SOUTHERN UNIVERSITY OF SCIENCE AND TECHNOLOGY

## **Example: Counters with Unused States**

- Unused state & Self-correcting
  - What happen if the circuit gets into unused state 011 or 111 because of an error signal?
  - Let's analyze the state transition

• 
$$J_A = B$$
  $K_A = B$ 

• 
$$J_B = C$$
  $K_B = 1$ 

• 
$$J_C = B'$$
  $K_C = 1$ 


Pr	esent S	tat	N	lext Stat	е			Flip-Flo	p Inputs		
А	В	С	А	В	С	$J_A$	K <sub>A</sub>	$J_{B}$	K <sub>B</sub>	J <sub>C</sub>	K <sub>C</sub>
0	1	1	1	0	0	1	1	1	1	0	1
1	1	1	0	0	0	1	1	1	1	0	1

 100 and 000 are valid state, thus this is a self-correcting counter, it eventually reaches the normal count sequence after one or more clock pulses



## **Example: Counters with Unused States**

- An alternative design could use additional logic to direct every unused state to a specific next state, to make sure the counter is self-correcting
- To ensure that lock out does not occur, assuming 111→000, 011→100.




Pre	sent S	State	Ne	xt Sta	ate		Flip	-Flo	p Inp	uts	
A	В	С	A	В	С	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	Jc	Kc
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	X	X	1	0	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X
1	1	1	0	0	0	X	1	X	1	X	1



## Lock out problem

 Taking another counter example: It may be possible that the counter might go from one unused state to another and never arrive at a used state.



A(t)	B(t)	A(t+1)	B(t+1)
0	1	1	1
1	1	1	0
1	0	0	1

•	$D_A$	=	$\sum_{i}$	(1	,3),	d=	$\sum$	(0)	)
---	-------	---	------------	----	------	----	--------	-----	---

• 
$$D_B = \sum (1,2), d = \sum (0)$$

13	0	1
0	x	1
1	0	1


13	0	1
0	x	1
1	1	0

• 
$$D_A = B$$
,  $D_B = A \oplus B$ 

• If state is 00, then next state is still 00 (stuck at 00)

## Lock out problem

 Thus, the solution is to force state 00 transit to another valid state, for example 11




A(t)	B(t)	A(t+1)	B(t+1)
0	1	1	1
1	1	1	0
1	0	0	1
0	0	1	1

• 
$$D_A = ?$$
,  $D_B = ?$ 



## **Exercise: Design a mod-5 Counter**

- mod-5 counter
  - A counter that goes through the following binary repeated sequence: 0, 1, 2, 3, 4, 0, 1, 2, ...



P	reser	nt		Next	ext Flip-flip Inputs						
$\overline{A_2}$	$A_1$	$\overline{A_0}$	$\overline{A_2}$	$A_1$	$\overline{A_0}$	$J_{A2}$	$K_{A2}$	$\overline{J_{A1}}$	$K_{A1}$	$\overline{J_{A0}}$	$K_{A0}$
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	0	0	0	X	1	0	X	0	X

## **Exercise: Design a mod-5 Counter**

A	${}^{1}A_{0}_{00}$	01	11	10
0			1	
1	Χ	Χ	X	X

A	${}^{1}A_{0}_{00}$	01	11	10
0	1	X	X	1
1		X	Χ	X

$$J_{A2} = A_1 A_0$$

$$J_{A1} = A_0$$

$$J_{A0} = A_2'$$

A V	$_{1}A_{0}_{00}$	01	11	10	
0	X	Χ	X	X	
1	1	Χ	Χ	X	

A CY	${}^{1}A_{0}_{00}$	01	11	10
0	X	1	1	X
1	X	Χ	Χ	X

$$K_{A2} = 1$$

$$K_{A1} = A_0$$

$$K_{A0} = 1$$



## Exercise: Design a mod-5 Counter

 Check the unused state, we confirm that all three unused states results in a valid state after one cycle. It is by nature a selfcorrecting counter.

Present Stat			Next State			Flip-Flop Inputs					
A2	A1	A0	A2	A1	A0	$J_2$	K <sub>2</sub>	J <sub>1</sub>	K <sub>1</sub>	$J_0$	K <sub>0</sub>
1	0	1	0	1	0	0	1	1	1	0	1
1	1	0	0	1	0	0	1	0	0	0	1
1	1	1	0	0	0	1	1	1	1	0	1

