## Bending microarchitectural weird machines towards practicality

Ping-Lun Wang, Riccardo Paccagnella, Riad S. Wahby, and Fraser Brown, *Carnegie Mellon University* 

https://www.usenix.org/conference/usenixsecurity24/presentation/wang-ping-lun

# How to identify these kinds of weird machines

#### **FaultDetective**


Explainable to a Fault, from the Design Layout to the Software

Zhenyuan Liu<sup>1</sup>, Dillibabu Shanmugam<sup>1</sup> and Patrick Schaumont<sup>1</sup>

Worcester Polytechnic Institute, Worcester, MA 01609, USA, {zliu12,dshanmugam,pschaumont}@wpi.edu

## Automate anomaly detection

### FSM\_RED



```
# TARGET FIRMWARE
export TARGET = fsm_red

# GLITCH WIDTH
GEXPORT GLITCH_WIDTH_HIGH = 1.060
export GLITCH_WIDTH_LOW = 1

# TOTAL CYCLE FROM TRIGGER UP TO DOWN, FROM 0
Export TOTAL_CYCLE = 27

# AFTER HOW MANY CYCLE TRIGGER STARTS, FROM 0
export TRIGGER_OFFSET = 7

# HOW MANY CLOCKS TO RUN IN TESTBENCH (DO NOT TOUCH)
export CLOCK_TO_RUN = 120
```


Glitchsweep fault injection trigger high for 27 clock cycles


## 660 processor bits to 31 features

#### Feature extracted

- msp430Inst 0 1.
- msp430Inst 0.openmsp430 0
- Openmsp430 0.watchdog 0
- Openmsp430 0.sfr 0
- Openmsp430 0.multiplier 0
- Openmsp430\_0.mem\_backbone\_0
- Openmsp430 0.frontend 0
- Openmsp430 0.execution unit 0
- Openmsp430\_0.dbg\_0
- Openmsp430\_0.clock\_module\_0 10.
- Openmsp430 0.archi 11.
- Openmsp430 0.watchdog 0.wdtctl 12
- 13. Openmsp430 0.sfr 0.wdtie reg
- 14. Openmsp430 0.sfr 0.nmiifg reg
- Openmsp430 0.sfr 0.nmie reg 15.
- Openmsp430\_0.sfr\_0.nmi\_dly\_reg 16. 17.
- Openmsp430 0.multiplier 0.sumext s
- 18 Openmsp430 0.multiplier 0.reslo
- 19. Openmsp430\_0.multiplier\_0.reshi Openmsp430 0.multiplier 0.op2
- 20. 21. Openmsp430 0.multiplier 0.op1
- Openmsp430 0.frontend 0.pc 22.
- 23. Openmsp430 0.execution unit 0.register file 0
- 24. Openmsp430\_0.dbg\_0.mem\_data
- Openmsp430 0.dbg 0.mem ctl 26. Openmsp430 0.dbg 0.mem cnt
- 27. Openmsp430 0.dbg 0.mem addr
- 28. Openmsp430 0.dbg 0.cpu stat
- Openmsp430\_0.dbg\_0.cpu\_ctl 29.
- 30. Openmsp430\_0.clock\_module\_0.bcsctl2
- openmsp430 0.clock module 0.bcsctl1 31

**Anomaly detection** 






The trigger is set high for 28 clock cycles (28cc). Faults were injected across all clock cycles, but the injections were effective only at clock cycles 13, 20, 27, 30, and 34.


#### **Anomaly detection**

28 cc \* 31 features

Training dataset 138 \* (28, 31)

Testing dataset 6 \* (28, 31)






## Faulty test cases


## tb13,tb20,tb27,tb30,tb34

core/tb	13	20	27	30	34
0	x	x			
1		x	x		
2					x
3					х
4	х	х		х	x
5	x				



Tb13 : core\_4

## Compare faulty(tb13\_core4) with non-faulty core(tb-correct\_core1)



## Use regular expression to categorize these signals and extract bits


```
1 bit diff signal names
 146
                    frontend 0.pc reg 5 .Q;
 147
                    frontend 0.pc reg 4 .Q;
                    frontend 0.pc reg 3 .Q;
 148
                    frontend 0.pc reg 2 .0;
 149
 150
                    frontend 0.pc reg 1 .0;
 161
         frontend 0.inst src bin reg 3 .0;
 162
         frontend 0.inst src bin reg 2 .0;
 163
         frontend 0.inst src bin reg 1 .0;
         frontend 0.inst src bin reg 0 .Q;
 164
 189
                frontend 0.inst mov req.Q;
 190
         frontend 0.inst jmp bin reg 2 .0;
         frontend 0.inst jmp bin reg 1 .Q;
 191
 192
         frontend 0.inst imp bin reg 0 .0;
                 frontend 0.inst bw req.Q;
 214
            frontend 0.inst alu reg 11 .Q;
 223
 233
             frontend 0.inst alu reg 1 .0;
 234
             frontend 0.inst alu reg 0 .Q;
Categorized Signals:
frontend 0.pc reg = ['frontend 0.pc reg 5 .Q;', 'frontend 0.pc reg 4 .Q;', 'frontend 0.pc reg 3 .Q;',
'frontend 0.pc reg 2 .Q;', 'frontend 0.pc reg 1 .Q;'l
frontend \overline{0} inst src bin reg = ['frontend \overline{0} inst src bin reg 3 .0;', 'frontend 0.inst src bin reg 2 .
Q;', 'frontend 0.inst src bin reg 1 .Q;', 'frontend 0.inst src bin reg 0 .Q;']
frontend 0.inst mov = ['frontend 0.inst mov reg.Q;']
frontend 0.inst jmp bin req = ['frontend 0.Inst jmp bin req 2 .Q;', 'frontend 0.inst jmp bin req 1 .
Q;', 'frontend 0.inst jmp bin reg 0 .Q;']
frontend 0.inst bw reg = ['frontend 0.inst bw reg.Q;']
frontend 0.inst alu reg = ['frontend 0.inst alu reg 11 .Q;', 'frontend 0.inst alu reg 1 .Q;', 'frontend
d 0.inst alu reg 0 .0; 1
```

## Extract all the bits of categorized signals from the data set

```
First difference occurs at clock cycle: 6
Category: frontend 0.pc reg
Bits from Non-faulty core : frontend 0.pc reg: [1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0] F03E
Bits from faulty core : frontend 0.pc reg: [1 1 1 1 0 0 0 0 0 0 0 0 0 0 0]
                                                                                 F000
Category: frontend 0.inst src bin reg
Bits from Non-faulty core: frontend 0.inst src bin reg: [0 0 1 1] 3
Bits from faulty core : frontend 0.inst src bin req: [1 1 0 0]
Category: frontend 0.inst mov
Bits from Non-faulty core : frontend 0.inst mov: [1]
Bits from faulty core : frontend 0.inst mov: [0]
Category: frontend 0.inst jmp bin reg
Bits from Non-faulty core: frontend 0.inst jmp bin req: [0 0 0] 0
Bits from faulty core : frontend 0.inst jmp bin reg: [1 1 1]
Category: frontend 0.inst bw reg
Bits from Non-faulty core: frontend 0.inst bw reg: [1]
Bits from faulty core : frontend 0.inst bw reg: [0]
Category: frontend 0.inst alu reg
Bits from Non-faulty core: frontend 0.inst alu reg: [0 0 0 0 0 0 0 0 0 0 0]
Bits from faulty core : frontend 0.inst alu reg: [1 0 0 0 0 0 0 0 0 1 1]
                                                                               803
```

Tb13 : Core\_5

## Compare faulty(tb13\_core5) with non-faulty core(tb-correct\_core1)



```
First difference occurs at clock cycle: 6
Category: frontend 0.pc reg
Non-faulty core : frontend 0.pc reg: [1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0] = [F03E]
faulty core : frontend 0.pc reg: [1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0] = [F038]
Category: frontend 0.inst src bin rea
Non-faulty core: frontend 0.inst src bin reg: [0, 0, 1, 1] = [3]
faulty core : frontend 0.inst src bin reg: [1, 1, 0, 0] = [C]
Category: frontend 0.inst mov
Non-faulty core : \overline{f}rontend 0.inst mov: [1] = [1]
faulty core : frontend 0.inst mov: [0] = [0]
Category: frontend 0.inst imp bin reg
Non-faulty core : frontend 0.inst jmp bin req: [0, 0, 0] = [0]
faulty core : frontend 0.inst jmp bin reg: [1, 1, 1] = [7]
Category: frontend 0.inst bw reg
Non-faulty core : frontend 0.inst bw reg: [1] = [1]
faulty core : frontend 0.inst bw reg: [0] = [0]
```

Non-faulty core : frontend 0.Inst alu reg: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] = [000] faulty core : frontend 0.inst alu reg: [1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1] = [803]

Category: frontend 0.inst alu reg

```
CORE5:
openmsp430_0
-frontend_0
pc F038
inst_src_bin C
inst_mov_reg 0
inst_jmp_bin 7
inst_bw_reg 0
inst_alu 803
```

