

INDIAN INSTITUTE OF TECHNOLOGY **PATNA**

EC3102: VLSI DESIGN



GROUP PROJECT

Design & Analysis of Precharge Circuits for SRAM using only NMOS and only PMOS

Team Details:

G.Praneeth Sagar (2301EC57) [Team Leader]

Abhijat Jha (2301EC58)

Lalit Sen (2301EC59)

Abhishek Singh (2301EC35)

Objective:

The objective of this project is to design and analyze SRAM precharge circuits using only NMOS transistors and only PMOS transistors for four different circuit topologies labeled (a), (b), (c), and (d). The following metrics were obtained from simulation for each design:


1. Transient Analysis Waveform
2. Propagation delay
3. Average static power
4. Average dynamic power

All circuits were simulated under identical bias, load(100pF), and stimulus conditions, enabling direct comparison of performance results.


Software and Technology Node Used: Cadence Virtuoso, gpdn 180 node

CIRCUIT DIAGRAMS, SIMULATION RESULTS & CALCULATIONS:

1. Circuit (a) – NMOS only




TRANSIENT ANALYSIS:




TIME DELAY CALCULATION:

A) T_{PLH}




B)T_PHL




$$\text{TOTAL TIME DELAY} = (T_{\text{PLH}} + T_{\text{PHL}}) / 2 = (9281.1 \text{ ps} + 727.318 \text{ ps}) / 2 = 5001.209 \text{ fs} = 5.001209 \text{ ns}$$

STATIC POWER ANALYSIS:




Average static power: 0.9598 mW

DYNAMIC POWER ANALYSIS:




Average dynamic power: 322.7 uW

2. Circuit (a) – PMOS only




TRANSIENT ANALYSIS:




TIME DELAY CALCULATION:

A) T_{PLH}




B) T_{PHL}




$$\text{TOTAL TIME DELAY} = (T_{\text{PLH}} + T_{\text{PHL}}) / 2 = (1139.4\text{ps} + 247.18\text{ps}) / 2 = 1386.58\text{ps}$$

STATIC POWER ANALYSIS:




Average static power: 0.464335 mW

DYNAMIC POWER ANALYSIS:




Average dynamic power: 136.3 uW

3. Circuit (b) – NMOS only




TRANSIENT ANALYSIS:




TIME DELAY CALCULATION:

A) T_{PLH}




B) T_{PHL}




$$\text{TOTAL TIME DELAY} = (T_{\text{PLH}} + T_{\text{PHL}}) / 2 = (147.823 \text{ fs} + 160.075 \text{ fs}) / 2 = 153.949 \text{ fs}$$

STATIC POWER ANALYSIS:




Average static power: 1.40287747385 fW

DYNAMIC POWER ANALYSIS:




Average dynamic power: 1.298 nW

4. Circuit (b) – PMOS only




TRANSIENT ANALYSIS:




TIME DELAY CALCULATION:

A) T_{PLH}




B) T_{PHL}




$$\text{TOTAL TIME DELAY} = (T_{\text{PLH}} + T_{\text{PHL}}) / 2 = (19.7595\text{ps} + 30.5229\text{ps}) / 2 = 25.1412\text{ps}$$

STATIC POWER ANALYSIS:




Average static power: $225.376 \times 10^{-27}W$

DYNAMIC POWER ANALYSIS:




Average dynamic power: 2.3 nW

5. Circuit (c) – NMOS only




TRANSIENT ANALYSIS:




TIME DELAY CALCULATION:

A) T_{PLH}




B) T_{PHL}




$$\text{TOTAL TIME DELAY} = (T_{\text{PLH}} + T_{\text{PHL}}) / 2 = (49.94817\text{fs} + 49.911\text{fs}) / 2 = 49.929585\text{fs}$$

STATIC POWER ANALYSIS:




Average static power: 1.86972 fW

DYNAMIC POWER ANALYSIS:




Average dynamic power: 4.165 nW

6. Circuit (c) – PMOS only




TRANSIENT ANALYSIS:




TIME DELAY CALCULATION:

A) T_{PLH}




B) T_{PHL}




$$\text{TOTAL TIME DELAY} = (T_{\text{PLH}} + T_{\text{PHL}}) / 2 = (97.0238\text{ps} + 92.8836\text{ps}) / 2 = 94.9537\text{ps}$$

STATIC POWER ANALYSIS:




Average static power: $1.58245 \times 10^{-27} \text{ W}$

DYNAMIC POWER ANALYSIS:




Average dynamic power: 5.214 nW

7. Circuit (d) – NMOS only




TRANSIENT ANALYSIS:




TIME DELAY CALCULATION:

A) T_{PLH}




B) T_{PHL}




$$\text{TOTAL TIME DELAY} = (T_{\text{PLH}} + T_{\text{PHL}}) / 2 = (27.42139\text{fs} + 27.42138\text{fs}) / 2 = 27.421385\text{fs}$$

STATIC POWER ANALYSIS:



Average static power: 1.40288245 fW

DYNAMIC POWER ANALYSIS:




Average dynamic power: 3.893 nW


[illegible]

TIME DELAY CALCULATION:

A) T_{PLH}




B) T_{PHL}




$$\text{TOTAL TIME DELAY} = (T_{\text{PLH}} + T_{\text{PHL}}) / 2 = (18.8045\text{ps} + 24.082\text{ps}) / 2 = 21.44325\text{ps}$$

STATIC POWER ANALYSIS:



Average static power: 0 W

DYNAMIC POWER ANALYSIS:



Average dynamic power: 6.9 nW

Comparison of all Circuits:

The table below summarizes the extracted simulation results for all NMOS-only and PMOS-only versions of circuits (a)–(d).

S. No.	Circuit	Device Type	Propagation Delay	Avg. Static Power	Avg. Dynamic Power
1	(a)	NMOS only	5.001209ns	0.9598 mW	322.7 μ W
2	(a)	PMOS only	1386.58 ps	0.464335 mW	136.3 μ W
3	(b)	NMOS only	153.949 fs	1.40287747385 fW	1.298 nW
4	(b)	PMOS only	25.1412 ps	2.25376×10^{-25} W	2.3 nW
5	(c)	NMOS only	49.929585 fs	1.86972 fW	4.165 nW
6	(c)	PMOS only	94.9537 ps	1.58245×10^{-27} W	5.214 nW
7	(d)	NMOS only	27.421385 fs	1.40288245 fW	3.893 nW
8	(d)	PMOS only	21.44325 ps	0 W	6.9 nW

Discussion and Analysis:

Propagation delays indicate that circuit (d) offers the best performance in both NMOS and PMOS-only implementations. Static power consumption is significantly higher for circuit (a) in both categories, while circuits (b), (c), and (d) demonstrate extremely low static power. Dynamic power consumption is also lowest for circuits (b) and (c), making them strong choices for low-power SRAM designs.

Overall, Circuit (d) – PMOS only – provides the optimal performance with:

- Lowest delay among PMOS circuits
- Zero static power consumption
- Very low dynamic power

CONCLUSION:

For SRAM bitline precharge operation, the recommended design is:

→ Circuit (d) – PMOS only

This choice achieves high speed, low leakage, and minimized switching power, which are essential for high-performance low-power SRAM architectures.