31	27	26	25	24	20	19		15	14	12	11	7	6		0	
	func	t7			rs2		rs1		fun	ct3		$\operatorname{rd}$		opcode		R-type
		imm	[11:0]				rs1		fun	ct3		$\operatorname{rd}$		opcode		I-type
	imm[1	1:5]			rs2		rs1		fun	ct3	im	m[4:0]		opcode		S-type
i	mm[12	10:5]			rs2		rs1		fun	ct3	imn	n[4:1 11]		opcode		B-type
				imm	[31:12]							$\operatorname{rd}$		opcode		U-type
			imm	[20 1]	0:1 11 1	9:12]						$\operatorname{rd}$		$\operatorname{opcode}$		J-type

## RV32I Base Instruction Set

	imm[31:12]			rd	0110111	□ LUI
	imm[31:12]			rd	0010111	AUIPC
imm	n[20 10:1 11 19	9:12]		rd	1101111	$ _{ m JAL}$
imm[11:0]	<u> </u>	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	$ \frac{1}{\text{BEQ}}$
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	$-\frac{\text{BL}}{\text{BNE}}$
$\frac{\text{imm}[12 10:5]}{\text{imm}[12 10:5]}$	rs2	rs1	100	imm[4:1 11]	1100011	- BLT
$\frac{\text{imm}[12 10:5]}{\text{imm}[12 10:5]}$	rs2	rs1	101	imm[4:1 11]	1100011	$ \frac{\text{BGE}}{\text{BGE}}$
$\frac{\text{imm}[12 10:5]}{\text{imm}[12 10:5]}$	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
$\frac{\text{imm}[12 10:5]}{\text{imm}[12 10:5]}$	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
$\frac{\text{imm}[12]10.0]}{\text{imm}[11:0]}$		rs1	000	rd	0000011	- LB
imm[11:0]		rs1	001	rd	0000011	- LH
imm[11:0]		rs1	010	rd	0000011	$\dashv$ $_{ m LW}^{-1}$
imm[11:0]		rs1	100	rd	0000011	$ \frac{1}{1}$ LBU
imm[11:0]		rs1	101	rd	0000011	- LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	$ \frac{1}{SB}$
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	⊢ SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	- SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	$ \frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$
0000000	rs2	rs1	010	rd	0110011	$ \frac{1}{2}$ SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
fm pred	succ	rs1	000	rd	0001111	FENCE
0000000	00000	00000	000	00000	1110011	ECALL
0000000	00001	00000	000	00000	1110011	EBREAK
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
1000001	10011	rs1	000	rd	0001111	FENCE.TS
0000000	10000	00000	000	00000	0001111	PAUSE

$\mathrm{funct}7$	$\frac{25}{100} = \frac{24}{100} = \frac{20}{100}$	19 15 rs1	14 12 funct3	11   7	6 opcode	$\frac{0}{\mathbf{R}}$ R-type
imm[1		rs1	funct3	rd	opcode	I-type
$\frac{\text{imm}[11:5]}{\text{imm}[11:5]}$	rs2	rs1	funct3	imm[4:0]	opcode	S-type
	4TD T 4	1. C 1 (.	1 1.4.	,	1	
	4I Base Instruc			·	0000011	
imm[1		rs1	110	rd	0000011	LWU
imm[1		rs1	011	rd	0000011	- LD
imm[11:5]	rs2	rs1	011	imm[4:0]	0100011	
imm[1		rs1	000	rd	0011011	ADDIW
0000000	shamt	rs1	001	rd	0011011	
0000000	shamt	rs1	101	rd	0011011	
0100000	shamt	rs1	101	rd	0011011	SRAIW
0000000	rs2	rs1	000	rd	0111011	ADDW
0100000	rs2	rs1	000	rd	0111011	SUBW
0000000	rs2	rs1	001	rd	0111011	SLLW
0000000	rs2	rs1	101	rd	0111011	SRLW
0100000	rs2	rs1	101	rd	0111011	
000000	shamt	rs1	001	rd	0010011	SLLI
000000	shamt	rs1	101	rd	0010011	SRLI
010000	shamt	rs1	101	$\operatorname{rd}$	0010011	SRAI
	RV32/RV64 Z	ifencei Sta	ndard Ex	tension		
imm[1	[1:0]	rs1	001	rd	0001111	FENCE
					<u>I</u>	
CSI	RV32/RV64	Zicsr Stand	dard Exte	ension rd	1110011	 ☐ CSRRW
CSI CSI	r				1110011 1110011	 CSRRW
	r r	rs1	001	$\operatorname{rd}$		CSRRW CSRRS
csi	r r	rs1 rs1	001 010	rd rd	1110011	CSRRW CSRRS CSRRC
CSI CSI	r r r	rs1 rs1 rs1	001 010 011	rd rd rd	1110011 1110011	CSRRW CSRRS CSRRC CSRRW
csi csi	r r r	rs1 rs1 rs1 uimm	001 010 011 101	rd rd rd rd	1110011 1110011 1110011	CSRRW CSRRC CSRRC CSRRW CSRRS
CSI CSI CSI	r r r r	rs1 rs1 rs1 uimm uimm	001 010 011 101 110 111	rd rd rd rd rd	1110011 1110011 1110011 1110011	CSRRW CSRRC CSRRC CSRRW CSRRS
CSI CSI CSI	r r r r	rs1 rs1 uimm uimm uimm	001 010 011 101 110 111	rd rd rd rd rd	1110011 1110011 1110011 1110011	CSRRW CSRRC CSRRC CSRRW CSRRS
CSI CSI CSI CSI	r r r r r r <b>RV32M</b>	rs1 rs1 uimm uimm uimm Standard	001 010 011 101 110 111 Extension	rd rd rd rd rd rd rd	1110011 1110011 1110011 1110011 1110011	CSRRW CSRRS CSRRC CSRRW CSRRS CSRRS
CSI CSI CSI CSI CSI CSI	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm standard rs1	001 010 011 101 110 111 Extension	rd rd rd rd rd rd rd rd rd	1110011 1110011 1110011 1110011 1110011	CSRRW CSRRS CSRRW CSRRS CSRRS CSRRC
CSI CSI CSI CSI CSI CSI CSI CSI CSI	r r r r r RV32M rs2 rs2	rs1 rs1 uimm uimm uimm rs1 rs1 rs1 rs1	001 010 011 101 110 111 Extension 000 001	rd	1110011 1110011 1110011 1110011 1110011 0110011	CSRRW CSRRS CSRRW CSRRS CSRRS MUL MULH MULH
CSI	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm standard rs1 rs1 rs1	001 010 011 101 110 111 Extension 000 001 010	rd	1110011 1110011 1110011 1110011 1110011 0110011 0110011	CSRRW CSRRS CSRRW CSRRS CSRRS MUL MULH MULH
CSI CSI CSI CSI  0000001 0000001 0000001	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm  Standard rs1 rs1 rs1 rs1	$\begin{array}{ c c c }\hline 001\\ 010\\\hline 011\\\hline 101\\\hline 110\\\hline 111\\\hline \\ \textbf{Extensior}\\\hline 000\\\hline 001\\\hline 010\\\hline 011\\\hline \end{array}$	rd	1110011 1110011 1110011 1110011 1110011 0110011 0110011 0110011	CSRRW CSRRS CSRRW CSRRS CSRRS MUL MULH MULHS MULHS
CSI CSI CSI CSI CSI  0000001 0000001 0000001 0000001 000000	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm rs1 rs1 rs1 rs1 rs1 rs1	001 010 011 101 110 111 Extension 000 001 010 011 100	rd r	1110011 1110011 1110011 1110011 1110011 0110011 0110011 0110011 0110011	CSRRW CSRRS CSRRC CSRRS CSRRS CSRRC MUL MULH MULHS MULHU DIV
CSI	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm  Standard  rs1 rs1 rs1 rs1 rs1 rs1 rs1	001 010 011 101 110 111 Extension 000 001 010 011 100 101	rd r	1110011 1110011 1110011 1110011 1110011 0110011 0110011 0110011 0110011 0110011	CSRRW CSRRS CSRRW CSRRS CSRRC  MUL MULH MULHS MULHU DIV DIVU
0000001 0000001 0000001 0000001 0000001 000000	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm standard rs1	001 010 011 101 110 111 Extension 000 001 010 011 100 101 111	rd r	1110011 1110011 1110011 1110011 1110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	CSRRW CSRRS CSRRC CSRRS CSRRC MUL MULH MULHS MULHS MULHS DIV DIVU REM
CSI CSI CSI CSI CSI  0000001 0000001 0000001 0000001 000000	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm  Standard rs1	001 010 011 101 110 111 Extension 000 001 010 011 100 101 110 111	rd r	1110011 1110011 1110011 1110011 1110011 0110011 0110011 0110011 0110011 0110011 0110011	CSRRW CSRRS CSRRC CSRRS CSRRC CSRRC MUL MULH MULHS MULHS MULHS DIV DIVU REM REMU
CSI CSI CSI CSI CSI CSI CSI CSI  0000001 0000001 0000001 0000001 000000	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm standard rs1	001   010   011   101   111     100   111   110   111       111	rd r	1110011 1110011 1110011 1110011 1110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	CSRRW CSRRS CSRRC CSRRS CSRRC CSRRC  MUL MULH MULHS MULHS DIV DIVU REM REMU MULW
CSI CSI CSI CSI CSI CSI CSI CSI  0000001 0000001 0000001 0000001 000000	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm standard rs1	001   010   011   101   111     110   111     110   111     110   111     110   10	rd r	1110011 1110011 1110011 1110011 1110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	CSRRW CSRRS CSRRC CSRRS CSRRC CSRRC  MUL MULH MULHS MULHU DIV DIVU REM REMU  MULW DIVW
CSI CSI CSI CSI CSI CSI CSI CSI  0000001 0000001 0000001 0000001 000000	r r r r r r r r r r r r r r r r r r r	rs1 rs1 uimm uimm uimm standard rs1	001   010   011   101   111     100   111   110   111       111	rd r	1110011 1110011 1110011 1110011 1110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	CSRRW CSRRS CSRRC CSRRS CSRRC CSRRC  MUL MULH MULHS MULHU DIV DIVU REM REMU MULW

31	27	26	25	24	20	19	15	14	12	11	7	6		0	
	func	t7		rs	s2	rs	) <b>1</b>	fun	ict3		$\operatorname{rd}$		$\operatorname{opcode}$		R-type

### RV32A Standard Extension

00010	aq	rl	00000	rs1	010	$\operatorname{rd}$	0101111	LR.W
00011	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	SC.W
00001	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOSWAP
00000	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOADD.V
00100	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOXOR.V
01100	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOAND.V
01000	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOOR.W
10000	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOMIN.V
10100	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOMAX.
11000	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOMINU
11100	aq	rl	rs2	rs1	010	$\operatorname{rd}$	0101111	AMOMAXU
								-

### RV64A Standard Extension (in addition to RV32A)

				`		,	
00010	aq	rl	00000	rs1	011	$\operatorname{rd}$	0101111
00011	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111
00001	aq	rl	rs2	${ m rs}1$	011	$\operatorname{rd}$	0101111
00000	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111
00100	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111
01100	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111
01000	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111
10000	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111
10100	aq	rl	rs2	${ m rs}1$	011	$\operatorname{rd}$	0101111
11000	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111
11100	aq	rl	rs2	rs1	011	$\operatorname{rd}$	0101111

LR.D SC.DAMOSWAP AMOADD.I AMOXOR.I AMOAND.I AMOOR.D AMOMIN.D AMOMAX.  ${\bf AMOMINU}$ AMOMAXU

3	1 27	26	25	24	20	19	15	14	12	11		7	6		0	
	func	t7		r	s2	rs	1	fun	ct3		$\operatorname{rd}$			opcode		R-type
	rs3	fur	ct2	r	s2	rs	1	fun	ct3		$\operatorname{rd}$			opcode		R4-type
		imm	[11:0]			rs	1	fun	ct3		$^{\mathrm{rd}}$			opcode		I-type
	imm[1	1:5]		r	s2	rs	1	fun	ct3	in	nm[4:0]			$\operatorname{opcode}$		S-type

### RV32F Standard Extension

	• [44.0]		1	0.10	1	0000111	
	imm[11:0]		rs1	010	rd	0000111	FLW
imm[1		rs2	rs1	010	imm[4:0]	0100111	$\Box$ FSW
rs3	00	rs2	${ m rs}1$	rm	$^{\mathrm{rd}}$	1000011	FMADD.S
rs3	00	rs2	rs1	rm	$\operatorname{rd}$	1000111	FMSUB.S
rs3	00	rs2	rs1	rm	$\operatorname{rd}$	1001011	FNMSUB.S
rs3	00	rs2	rs1	rm	$\operatorname{rd}$	1001111	$\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
00000	000	rs2	rs1	rm	$\operatorname{rd}$	1010011	FADD.S
00001	100	rs2	rs1	rm	$\operatorname{rd}$	1010011	FSUB.S
00010	000	rs2	rs1	rm	$\operatorname{rd}$	1010011	FMUL.S
00011	100	rs2	rs1	rm	$\operatorname{rd}$	1010011	FDIV.S
01011	100	00000	rs1	rm	$\operatorname{rd}$	1010011	FSQRT.S
00100	000	rs2	rs1	000	$_{ m rd}$	1010011	FSGNJ.S
00100	000	rs2	rs1	001	$_{ m rd}$	1010011	FSGNJN.S
00100	000	rs2	rs1	010	$_{ m rd}$	1010011	FSGNJX.S
00101	100	rs2	rs1	000	$_{ m rd}$	1010011	FMIN.S
00101	100	rs2	rs1	001	$\operatorname{rd}$	1010011	FMAX.S
11000	000	00000	rs1	rm	$\operatorname{rd}$	1010011	FCVT.W.S
11000	000	00001	rs1	rm	$_{ m rd}$	1010011	$\rceil$ FCVT.WU.S
11100	000	00000	rs1	000	$_{ m rd}$	1010011	☐ FMV.X.W
10100	000	rs2	rs1	010	$_{ m rd}$	1010011	$\neg$ FEQ.S
10100	000	rs2	rs1	001	$_{ m rd}$	1010011	FLT.S
10100	000	rs2	rs1	000	$\operatorname{rd}$	1010011	FLE.S
11100	000	00000	rs1	001	$_{ m rd}$	1010011	FCLASS.S
11010	000	00000	rs1	rm	rd	1010011	FCVT.S.W
11010	000	00001	rs1	rm	rd	1010011	│ FCVT.S.WU
11110	000	00000	rs1	000	$_{ m rd}$	1010011	FMV.W.X
			•		•	•	_

# RV64F Standard Extension (in addition to RV32F)

1100000	00010	rs1	$_{ m rm}$	rd	1010011	_
1100000	00011	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	]
1101000	00010	rs1	rm	$\operatorname{rd}$	1010011	Ī
1101000	00011	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	

FCVT.L.S FCVT.LU.S FCVT.S.L FCVT.S.LU

31	27	26	25	24	20	19	15	14	12	11		7	6		0	
	func	t7			rs2	rs	1	fun	ct3		$\operatorname{rd}$			opcode		R-type
rs	:3	fun	ct2	:	rs2	rs	1	fun	ct3		$\operatorname{rd}$			opcode		R4-type
		imm	[11:0]			rs	1	fun	ct3		$\operatorname{rd}$			opcode		I-type
	imm[1]	1:5]			rs2	rs	1	fun	ct3	im	m[4:0]			opcode		S-type

### RV32D Standard Extension

	• [44.0]		1	0.1.1	-   1	0000111	
	imm[11:0]		rs1	011	rd	0000111	FLD
imm[1		rs2	rs1	011	imm[4:0]	0100111	FSD
rs3	01	rs2	rs1	rm	rd	1000011	FMADD.D
rs3	01	rs2	rs1	rm	$^{\mathrm{rd}}$	1000111	FMSUB.D
rs3	01	rs2	rs1	rm	rd	1001011	FNMSUB.D
rs3	01	rs2	rs1	rm	rd	1001111	☐ FNMADD.I
00000	01	rs2	rs1	rm	$\operatorname{rd}$	1010011	FADD.D
00001	.01	rs2	rs1	rm	$\operatorname{rd}$	1010011	FSUB.D
00010	01	rs2	rs1	rm	$\operatorname{rd}$	1010011	FMUL.D
00011	.01	rs2	rs1	rm	$\operatorname{rd}$	1010011	FDIV.D
01011	.01	00000	rs1	rm	$\operatorname{rd}$	1010011	FSQRT.D
00100	01	rs2	rs1	000	$\operatorname{rd}$	1010011	FSGNJ.D
00100	01	rs2	rs1	001	$\operatorname{rd}$	1010011	FSGNJN.D
00100	01	rs2	rs1	010	$_{ m rd}$	1010011	FSGNJX.D
00101	.01	rs2	rs1	000	$_{ m rd}$	1010011	FMIN.D
00101	.01	rs2	rs1	001	$_{ m rd}$	1010011	FMAX.D
01000	000	00001	rs1	rm	$\operatorname{rd}$	1010011	FCVT.S.D
01000	01	00000	rs1	rm	$_{ m rd}$	1010011	FCVT.D.S
10100	01	rs2	rs1	010	$\operatorname{rd}$	1010011	FEQ.D
10100	001	rs2	rs1	001	$\operatorname{rd}$	1010011	FLT.D
10100	01	rs2	rs1	000	$_{ m rd}$	1010011	FLE.D
11100	01	00000	rs1	001	$_{ m rd}$	1010011	FCLASS.D
11000	01	00000	rs1	rm	rd	1010011	FCVT.W.D
11000	01	00001	rs1	rm	rd	1010011	FCVT.WU.
11010	01	00000	rs1	rm	rd	1010011	FCVT.D.W
11010	01	00001	rs1	rm	rd	1010011	FCVT.D.W
					I .	l .	

RV64D Standard Extension (in addition to RV32D)

1100001	00010	rs1	$^{ m rm}$	rd	1010011
1100001	00011	rs1	$_{ m rm}$	rd	1010011
1110001	00000	rs1	000	rd	1010011
1101001	00010	rs1	$_{ m rm}$	rd	1010011
1101001	00011	rs1	$^{\mathrm{rm}}$	rd	1010011
1111001	00000	rs1	000	$_{ m rd}$	1010011

FCVT.L.D FCVT.LU.D FMV.X.D FCVT.D.L FCVT.D.LU FMV.D.X

31	27	26	25	24	20	19	15	14	12	11		7	6		0	
	funct	t7		r	s2	rs	1	fun	ct3		$\operatorname{rd}$			opcode		R-type
r	rs3	fun	ct2	r	s2	rs	1	fun	ct3		$\operatorname{rd}$			opcode		R4-type
		imm	[11:0]			rs	1	fun	ct3		$\operatorname{rd}$			opcode		I-type
	imm[1	1:5]		r	s2	rs	1	fun	ct3	in	nm[4:0]			opcode		S-type

RV32Q Standard Extension

imm[11:0]		rs1	100	$\operatorname{rd}$	0000111	FLQ
imm[11:5]	rs2	rs1	100	imm[4:0]	0100111	FSQ
rs3 11	rs2	rs1	$^{ m rm}$	$\operatorname{rd}$	1000011	FMADD.Q
rs3 11	rs2	rs1	$_{ m rm}$	$\operatorname{rd}$	1000111	FMSUB.Q
rs3 11	rs2	rs1	rm	$\operatorname{rd}$	1001011	FNMSUB.Q
rs3 11	rs2	rs1	$_{ m rm}$	$\operatorname{rd}$	1001111	FNMADD.@
0000011	rs2	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	FADD.Q
0000111	rs2	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	FSUB.Q
0001011	rs2	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	FMUL.Q
0001111	rs2	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	FDIV.Q
0101111 (	00000	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	FSQRT.Q
0010011	rs2	rs1	000	$\operatorname{rd}$	1010011	FSGNJ.Q
0010011	rs2	rs1	001	$\operatorname{rd}$	1010011	FSGNJN.Q
0010011	rs2	rs1	010	$\operatorname{rd}$	1010011	FSGNJX.Q
0010111	rs2	rs1	000	$\operatorname{rd}$	1010011	FMIN.Q
0010111	rs2	${ m rs}1$	001	$\operatorname{rd}$	1010011	FMAX.Q
	00011	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	FCVT.S.Q
0100011	00000	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	FCVT.Q.S
	00011	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	FCVT.D.Q
0100011	00001	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011	FCVT.Q.D
1010011	1010011 rs2		010	$\operatorname{rd}$	1010011	FEQ.Q
1010011	rs2	${ m rs}1$	001	$\operatorname{rd}$	1010011	FLT.Q
1010011	rs2	rs1	000	$\operatorname{rd}$	1010011	FLE.Q
1110011	00000		001	$\operatorname{rd}$	1010011	FCLASS.Q
	00000 rs1		rm rd		1010011	FCVT.W.Q
1100011	00001	rs1	rm	$\operatorname{rd}$	1010011	FCVT.WU.
1101011	00000	rs1	rm	$\operatorname{rd}$	1010011	FCVT.Q.W
1101011 (	00001	rs1	$^{ m rm}$	$\operatorname{rd}$	1010011	FCVT.Q.W

RV64Q Standard Extension (in addition to RV32Q)

1100011	00010	rs1	$^{ m rm}$	$\operatorname{rd}$	1010011
1100011	00011	rs1	$^{\mathrm{rm}}$	$\operatorname{rd}$	1010011
1101011	00010	rs1	$^{\mathrm{rm}}$	$\operatorname{rd}$	1010011
1101011	00011	rs1	$^{ m rm}$	$\operatorname{rd}$	1010011

FCVT.L.Q FCVT.LU.Q FCVT.Q.L FCVT.Q.LU

31	27	26	25	24	20	19	15	14	12	11		7	6		0	
	func	t7		rs	2	rs	1	fun	ct3		$\operatorname{rd}$			opcode		R-type
rs3	3	fun	ct2	rs	2	rs	1	fun	ct3		$\operatorname{rd}$			opcode		R4-type
		imm	[11:0]			rs	1	fun	ct3		$\operatorname{rd}$			opcode		I-type
i	mm[1]	1:5]		rs	2	rs	1	fun	ct3	in	nm[4:0]			opcode		S-type

### RV32Zfh Standard Extension

		10 0 2 2 111	Diamara				_						
	imm[11:0]		${ m rs}1$	001	$\operatorname{rd}$	0000111	FLH						
imm[1	1:5]	rs2	rs1	001	imm[4:0]	0100111	FSH						
rs3	10	rs2	${ m rs}1$	rm	$\operatorname{rd}$	1000011	FMADD.H						
rs3	10	rs2	${ m rs}1$	rm	$\operatorname{rd}$	1000111	FMSUB.H						
rs3	10	rs2	rs1	rm	$\operatorname{rd}$	1001011	FNMSUB.H						
rs3	10	rs2	rs1	rm	$\operatorname{rd}$	1001111	FNMADD.H						
00000	10	rs2	rs1	rm	$\operatorname{rd}$	1010011	FADD.H						
00001	.10	rs2	rs1	rm	$\operatorname{rd}$	1010011	FSUB.H						
00010	10	rs2	rs1	rm	$\operatorname{rd}$	1010011	FMUL.H						
00011	.10	rs2	rs1	rm	$\operatorname{rd}$	1010011	FDIV.H						
01011		00000	rs1	rm	rd	1010011	FSQRT.H						
00100		rs2	rs1	000	rd	1010011	FSGNJ.H						
00100		rs2	rs1	001	rd	1010011	FSGNJN.H						
	0010010 rs2		)10010 rs2		0010010 rs2		0010010 rs2		${ m rs}1$	010	rd	1010011	FSGNJX.H
	0010110 rs2		${ m rs}1$	000	rd	1010011	FMIN.H						
0010110		rs2	${ m rs}1$	001	rd	1010011	FMAX.H						
0100000		00010	rs1	rm	rd	1010011	FCVT.S.H						
01000		00000	${ m rs}1$	rm	$^{\mathrm{rd}}$	1010011	FCVT.H.S						
10100		rs2	${ m rs}1$	010	rd	1010011	FEQ.H						
10100		m rs2	${ m rs}1$	001	rd	1010011	FLT.H						
10100		rs2	${ m rs}1$	000	rd	1010011	FLE.H						
11100		00000	${ m rs}1$	001	rd	1010011	FCLASS.H						
11000		00000	${ m rs}1$	rm	rd	1010011	FCVT.W.H						
11000		00001	rs1	rm	rd	1010011	FCVT.WU.						
	1110010 00000		rs1	000	rd	1010011	FMV.X.H						
	1101010 00000		rs1	rm	rd	1010011	FCVT.H.W						
1101010		00001	${ m rs}1$	rm	rd	1010011	FCVT.H.W						
11110		00000	${ m rs}1$	000	rd	1010011	FMV.H.X						
0100001		00010 rs1		rm	rd	1010011	FCVT.D.H						
0100010		00001	${ m rs}1$	rm	$\operatorname{rd}$	1010011	FCVT.H.D						
0100011		00010	${ m rs}1$	rm	$\operatorname{rd}$	1010011	FCVT.Q.H						
01000	10	00011	${ m rs}1$	rm	$\operatorname{rd}$	1010011	FCVT.H.Q						
-	· ·						<del>_</del>						

### RV64Zfh Standard Extension (in addition to RV32Zfh)

1100010	00010	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011
1100010	00011	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011
1101010	00010	rs1	$_{ m rm}$	$\operatorname{rd}$	1010011
1101010	00011	r <b>s</b> 1	rm	$\operatorname{rd}$	1010011

FCVT.L.H FCVT.H.L FCVT.H.L

Таблица 1: Instruction listing for RISC-V