

## UNIVERSITÀ DI PISA

Master's degree in Computer Engineering

598II Electronic Systems

### **UART** Transmitter

Designer:

Gabriele Suma

# Contents

1	$\operatorname{Intr}$	roduction	2							
	1.1	Overview	2							
2	Des	cription	3							
	2.1	Interface design	3							
	2.2	Circuit description	3							
3	VHDL Implementation 5									
	3.1	Principle of working	5							
	3.2	XOR N to 1	6							
		3.2.1 VHDL code	6							
	3.3	Parallel shift left register	7							
		3.3.1 First version	7							
		3.3.2 Second version	8							
	3.4	UART	1							
	3.5	Test-benches	3							
		3.5.1 Test-bench n°1	3							
		3.5.2 Test-bench n°2	5							
		3.5.3 Test-bench n°3	7							
4	Viv	ado Implementation 19	9							
	4.1	First version	9							
	4.2	Second version	0							
5	Cor	nclusions	1							
	5.1	Data Analysis	1							

## Introduction

#### 1.1 Overview

A Universal Asynchronous Receiver-Transmitter is a computer hardware device for asynchronous serial communication in which the data format and transmission speeds are configurable. It sends data bits one by one framed by start and stop bits so that precise timing is handled by the communication channel. In particular, it can send words using different protocol configuration, in terms of:

- Number of data bits
- Baud Rate
- Parity
- Number of start and stop bits

The task assigned required the design of a digital system in order to meet the following specifications:

• Number of data Bits: 7

• Baud Rate: **115200** 

• Parity: even

• Number of start and stop bits: 2

# Description

### 2.1 Interface design

The interface of the circuit has to be designed as it follows [Figure 2.1]:




Figure 2.1: UART Transmitter interface

### 2.2 Circuit description

In the project's initial phase, understanding the potential architectures for transmitter implementation was essential. After identifying and understanding the necessary component for developing the UART's functionalities, the following block diagram was produced [Figure 2.3]:




Figure 2.2: Word sent using N = 7, parity even and number of start/stop bits = 2.




Figure 2.3: UART Transmitter block diagram

• Inputs: clk\_i, resetn\_i, x, x\_valid

• Output: tx

#### Assumptions

- The input **x** is interpreted as the word transmitted by a protocol. In this scenario, the UART transmitter receives the complete **7-bit word**.
- The remaining inputs and the output **tx** are interpreted on a **single bit**.

From the block diagram, it is quite clear that it was necessary to use multiple components:

- 1. **DFC**: This is a standard **flip-flop** capable of storing a single bit.
- 2. **DFF\_N**: This is a standard **flip-flop** capable of storing N bit (In UART's case N = 7).
- 3. **XOR 7 TO 1**: This represents an **XOR circuit** that accepts a 7-bits input and delivers a **single-bit output**.
- 4. Parallel left shift register: This is an enhanced version of the basic left shift register. It is designed to accept a 12-bit input and produce a single-bit output.

# VHDL Implementation

### 3.1 Principle of working

Based on the components outlined above [section 2.2], when a new word is sent to the UART transmitter [Figure 2.3], the latter **functions** according to the following **sequence**:

- 1. The new **word** is stored in the **DFF N**.
- 2. The word, once stored in the flip-flop, is fed into the **XOR** circuit that computes the **even parity bit** needed for transmission.
- 3. After performing the XOR computation, the **initial word** is combined with its corresponding start-stop bits and its parity bit. This combination results in a total of **12 bits**. Subsequently, this 12-bit data is stored into the **parallel shift left register**.
- 4. The **parallel shift left register** has the responsibility of transmitting the single-bit, adhering to the constraints imposed by the **baud rate**.
- 5. Eventually, the last single-bit flip-flop stores the parallel left shift register output and it will be transmitted to the external world.

Essentially, to respect the constraints set forth by [item 4], it was necessary to clearly comprehend what is the **baud rate**. Baud rate denotes the quantity of signal alterations occurring every second. In this instance, with a rate of 115200, each bit has a duration of  $8.681~\mu s$ , which requires 1086~clock~cycles implementing a clock period of 8~ns / 125~MHz.

$$ClksPerBit = \frac{Bit-Duration}{Clock-Period} = \frac{8681 \text{ ns}}{8 \text{ ns}} = 1086 \text{ cycles}$$

3.2. XOR N TO 1

#### 3.2 XOR N to 1

In order to compute the **even parity-bit** for each word received by the UART transmitter, the properties of the **XOR gate** were effectively utilized. In this particular case, a **7 to 1 XOR** was implemented. However, the written code is designed to be compatible with any other protocol that may be required. Specifically, it was achieved this by cascading **six XOR gates**, as depicted in the referenced [Figure 3.1].




Figure 3.1: XOR with 7 inputs and 1 output.

#### 3.2.1 VHDL code

```
1 library ieee;
2 use ieee.std_logic_1164.all;
  entity seven_input_xor is
      generic (
          N : integer := 7
6
      );
      port(
          xor_input : in std_logic_vector(N-1 downto 0);
9
          y : out std_logic
10
11
  end entity seven_input_xor;
12
13
 architecture xor_arch of seven_input_xor is
      p: process(xor_input)
16
      variable xor_result : std_logic;
17
      begin
          xor_result := xor_input(0);
19
          for i in 1 to N-1 loop
               xor_result := xor_result xor xor_input(i);
21
          end loop;
      y <= xor_result;
      end process;
25 end architecture;
```

Listing 3.1: Code for xorNto1.vhd

### 3.3 Parallel shift left register

This component, which serves as the **core** of the system, implements the **majority** of the UART functionalities. Throughout the design process, I successfully implemented two VHDL code version to define the parallel shift left register behaviour.

#### 3.3.1 First version

The initial version was designed using a **single sequential process** with asynchronous reset. Here is the code [Listing 3.2]:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
4 entity shift_left_register is
      generic (
          ClksPerBit : positive := 1086;
6
           -- This is the number of clock cycles per bit transmitter with Baud
       Rate 115200. Essentially it can be adjusted if the Baud Rate is
      changed.
          Nbit: positive := 12
8
           -- Due to others protocols, the number of bits can be changed.
      );
      port(
11
          clk : in std_logic;
12
          reset : in std_logic;
          load : in std_logic;
14
          data_in : in std_logic_vector(Nbit-1 downto 0);
15
          shift_out : out std_logic
      );
17
18 end shift_left_register;
20 architecture behavior of shift_left_register is
      signal reg : std_logic_vector(Nbit-1 downto 0) := (others => '0');
21
       -- A signal used to correctly shift the data.
22
      signal clock_counter : integer range 0 to ClksPerBit-1 := 0;
23
      -- Counter needed to count the clock cycles.
      signal idle : std_logic := '1';
      -- A signal used to indicate that the data is not being transmitted.
      signal count : integer range 0 to Nbit+1 := 0;
27
       -- A counter used to count the number of bits transmitted.
28
29 begin
30
      process(clk, reset)
31
32
33
      begin
           --We are in the reset state.
34
          if reset = '1' then
           -- all the signals are set to 0 in order to avoid latches
              reg <= (others => '0');
37
              clock_counter <= 0;</pre>
38
              count <= 0;
          elsif rising_edge(clk) then
40
41
           -- We are in the rising edge of the clock.
              if load = '1' and count = 0 then
               -- If the load signal is 1, the data is loaded into the
43
      register.
44
                   reg <= data_in;</pre>
                   -- The data is loaded into the register.
45
                   idle <= '0';
46
```

```
-- The idle signal is set to 0 in order to indicate that
47
      the system is busy.
                   clock_counter <= 0;</pre>
48
                   -- The clock counter is set to 0 in order to start counting
49
       the clock cycles.
                   count <= 1;
50
                    -- The count is set to 1 in order to start counting the
51
      bits.
               elsif clock_counter = ClksPerBit-1 and count > 0 and count <</pre>
      Nbit then
               -- If the clock counter is equal to the number of clock cycles
53
      per bit
                   reg <= reg(Nbit-2 downto 0) & '1';</pre>
54
                   -- The data is shifted to the left.
                   clock_counter <= 0;</pre>
56
                    -- The clock counter is set to 0 in order to start counting
       the next clock cycles.
                   idle <= '0';
58
                    -- The idle signal is set to 0 in order to indicate that
59
      the system is busy.
                   count <= count+1;</pre>
60
61
                    -- The count is incremented by 1 because a bit has been
      transmitted.
               elsif count = Nbit and clock_counter = ClksPerBit-1 then
62
               -- If the count is equal to 12 and the clock counter is equal
63
      to the number of clock cycles per bit
                   count <= 0;
64
                   -- All the bits have been transmitted, so the count is set
65
      to 0.
66
               elsif count /= 0 then
               -- If the count is not equal to 0
67
                   clock_counter <= clock_counter+1;</pre>
68
69
                    -- Increment the clock counter by 1.
                   idle <= '0';
70
71
                     - The idle signal is set to 0 in order to indicate that
      the system is busy.
72
               else
                   idle <= '1';
73
                    -- The idle signal is set to 1 in order to indicate that
74
      the system is idle.
               end if;
75
           end if;
76
      end process;
77
      shift_out <=idle or reg(Nbit-1);</pre>
78
       -- The shift_out signal is set to 1 if the system is idle, otherwise it
       is set to the MSB of the register.
80 end behavior;
```

Listing 3.2: First version of the parallel shift left register.

#### 3.3.2 Second version

On the other hand, **the final version** was designed using two processes: a **sequential** and a **combinational** one. The second process was specifically implemented to manage each **state of the system**. Here is the code [Listing 3.3]:

```
library ieee;
use ieee.std_logic_1164.all;
```

```
4 --
    -- Parallel shift left register with load on 12 bits input.
6
     ______
7 entity shift_left_register is
      generic (
9
         Nbit: positive := 12;
          ClksPerBit : positive := 1086
10
          -- This is the number of clock cycles per bit transmitter with Baud
11
      Rate 115200.
          --Essentially it can be adjusted if the Baud Rate is changed.
12
13
      );
14
      port(
15
          clk : in std_logic;
16
          reset : in std_logic;
          load : in std_logic;
18
          data_in : in std_logic_vector(Nbit-1 downto 0);
19
20
          shift_out : out std_logic
      );
21
22 end shift_left_register;
24 architecture behavior of shift_left_register is
      type state is (SO,S1,S2); -- Definition of the state machine
25
      signal current_state : state; -- It will be used a signal named
26
      {\tt current\_state} to store the current state of the state machine.
      signal reg : std_logic_vector(Nbit-1 downto 0) := (others => '0'); --
     It will be used a signal named reg to store the data in the actual
     shift_left_register.
      signal clock_counter : integer range 0 to ClksPerBit-1 := 1; -- It will
      be used a signal named clock_counter to count the number of clock
     cycles.
      signal count : integer range 0 to 12 := 0; -- It will be used a signal
     named count to count the number of bits transmitted.
30 begin
31
      process(clk, reset)
32
33
      begin
          if reset = '1' then
34
          -- The reset is asynchronous.
35
              current_state <= S0;</pre>
36
               -- The state machine is reset.
              reg <= (others => '0');
38
              -- The register is reset.
39
              clock_counter <= ClksPerBit -1;</pre>
41
              -- The clock counter is reset.
              count <= 0;
42
              -- The counter is reset.
43
          elsif rising_edge(clk) then
44
             case current_state is
45
46
               -- The state machine is implemented.
47
              when SO =>
              if load = '1' then
48
              -- When the load is high, the data_in is loaded into the
49
     register.
                  current_state <= S1;</pre>
50
                  -- The state machine goes into the next state.
51
52
                  reg <= data_in;</pre>
                  -- The data_in is loaded into the register.
53
                  clock_counter <= ClksPerBit -2;</pre>
54
```

```
-- The clock counter is reset, but with a value of 1083,
55
       because we're loading shift_out with the first bit of the parallel
       shift left register.
                    count <= 1;
56
                    -- Count is set to 1, because we're loading shift_out with
57
       the first bit of the parallel shift left register.
58
                end if;
                when S1 =>
59
60
                    if clock_counter = 0 then
61
                     -- We wait for the clock_counter to reach 0, we need to
       wait 1085 clock cycles to transmit a bit.
62
                         current_state <= S2;</pre>
                         -- The state machine goes into the next state.
63
                         clock_counter <= ClksPerBit -2;</pre>
64
                         -- The clock counter is reset, but with a value of
65
      1083, because we're loading shift_out with the first bit of the
       parallel shift left register.
66
                    else
                         clock_counter <= clock_counter - 1;</pre>
67
                         -- The clock counter is decremented, because we're
68
       waiting for the clock_counter to reach 0.
69
                    end if;
                when S2 =>
70
                    if count = 12 then
71
                     -- When the count reaches 12, we have transmitted all the
72
       bits.
73
                         current_state <= S0;</pre>
                          - The state machine is reset.
74
                    else
75
                         reg <= reg(Nbit-2 downto 0) & '1';</pre>
76
77
                         -- The parallel shift left register is shifted left.
                         count <= count+1;</pre>
78
79
                         -- The counter is incremented, because we have
       transmitted a bit.
                         current_state <= S1;</pre>
80
81
                          -- The state machine goes to the next state.
                    end if:
82
83
                end case;
84
           end if:
       end process;
85
86
87
       p_OUTPUT_LOGIC: process(current_state, reg)
88
       begin
           shift_out <= '1';</pre>
89
            -- The shift_out is set to '1' by default, in order to avoid
       latches.
           case current_state is
91
                 -- Defining the output logic of the shift_out based on the
92
       current state of the state machine.
                when SO =>
93
                    shift_out <= '1';</pre>
94
                when S1 =>
95
                    shift_out <= reg(Nbit-1);</pre>
96
97
                when S2 =>
                    shift_out <= reg(Nbit-1);</pre>
98
           end case;
99
       end process;
100
101 end behavior;
```

Listing 3.3: Second version of the parallel shift left register.

In the following sections of this report, I will discuss which of the **two previous** designs is the most effective for implementing the requested UART.

3.4. UART 11

#### **3.4** UART

The UART architecture is composed by **two single-bit flip-flops**, **one N-bits flip-flop**, **one xorNto1** and **one parallel shift left register**. The code below defines this architecture following the previously defined block diagram [Figure 2.3]:

```
1 library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    use ieee.std_logic_misc.all;
6 entity uart is
    generic(
      Nbit : positive := 7; -- number of bits in the input
      Mbit : positive := 12 -- number of bits for the parallel shifter
9
10 );
11
    port(
12
      clk_i : in std_logic;
13
      resetn_i : in std_logic;
14
      x : in std_logic_vector(Nbit-1 downto 0);
15
      x_valid : in std_logic;
16
17
      tx: out std_logic
    );
18
19 end entity;
21 architecture rtl of uart is
     -- x_1 is the output of the first flip flop and it is in input of the
      signal x_1 : std_logic_vector(Nbit-1 downto 0) := (others => '0');
      -- x_3 is the signal that is loaded in the parallel shifter
      signal x_3 : std_logic_vector(Mbit-1 downto 0) := (others => '0');
25
      -- xor_out is the signal that is the output of the xorNto1
      signal xor_out : std_logic := '0';
27
      -- valid_s is the signal that is the output of the second flip flop
28
      which store the x_valid value
      signal valid_s : std_logic := '0';
29
      -- psl_out signal is the output of the parallel shifter
30
      signal psl_out : std_logic;
31
32
      component dff_n is --Flip flop with N bits
33
      generic(
34
          Nbit : positive := 7
35
36
37
      port(
        clk_i : in std_logic;
38
39
        resetn_i : in std_logic;
        di : in std_logic_vector(Nbit-1 downto 0);
40
        en : in std_logic;
41
        do : out std_logic_vector(Nbit-1 downto 0)
42
43
      end component;
45
      component DFC is --Flip flop with 1 bit
46
47
          port(
               clk_i : in std_logic;
48
               resetn_i :
                          in std_logic;
49
50
               d : in std_logic;
51
               q : out std_logic
          );
52
53
      end component;
54
```

3.4. UART 12

```
component shift_left_register is
55
       -- Shift register with parallel loading
56
57
       generic (
58
           Nbit: positive := 12
59
       );
60
61
       port(
62
63
           clk : in std_logic;
           reset : in std_logic;
64
           load : in std_logic;
65
           data_in : in std_logic_vector(Nbit-1 downto 0);
66
67
           shift_out : out std_logic
       );
68
       end component;
69
70
       -- XOR with 7 inputs and 1 output
71
72
       component seven_input_xor is
           port(
73
               xor_input : in std_logic_vector(Nbit-1 downto 0);
74
               y : out std_logic
75
76
           );
       end component;
77
78
79
     begin
80
       --Instantiate the components
       ff1: dff_n
81
       generic map(
82
83
           Nbit => 7
84
85
       port map(
           clk_i => clk_i,
           resetn_i => resetn_i,
87
           di \Rightarrow x, -- mapping the input x to the input of the first flip flop
88
89
           en => '1',
           do => x_1 -- mapping the output of the first flip flop to the input
90
       of the xorNto1
       );
91
92
93
       ff2: DFC
94
95
       port map(
           clk_i => clk_i,
96
           resetn_i => resetn_i,
97
           d => x_valid, -- mapping the input x_valid to the input of the
98
       second flip flop
          q => valid_s -- mapping the output of the second flip flop to the
99
       input of the parallel shifter
100
       );
       parallel_shifter: shift_left_register
102
103
       generic map(
           Nbit => 12
104
105
       port map(
106
           clk => clk_i,
           reset => resetn_i,
108
           load => valid_s, -- useful to load the parallel shifter only when
       the input x_valid is asserted
           data_in \Rightarrow x_3, -- mapping the input x_3 to the input of the
110
       parallel shifter
           shift_out => psl_out -- mapping the output of the parallel shifter
111
       to the input of the third flip flop
112
       );
```

```
113
       ff3: DFC
114
       port map (
            clk_i => clk_i,
116
            resetn_i => resetn_i,
117
            d => psl_out, -- mapping the output of the parallel shifter to the
       input of the third flip flop
            q \Rightarrow tx -- mapping the output of the third flip flop to the output
119
120
       );
       -- combining all the start/stop bits and the parity bit with the input
121
       x_3(11 downto 10) <= (others =>'0');
       x_3(1 downto 0) <= (others =>'1');
       x_3(2) \le xor_out;
124
       x_3(9 \text{ downto } 3) \le x_1;
125
126
       xor_seven: seven_input_xor
127
128
       port map(
           xor_input => x_1,
129
            y => xor_out
130
131
132
133
134 end architecture;
```

Listing 3.4: UART code

#### 3.5 Test-benches

In order to verify the system's functionality, three test-benches were created. All the test benches have been tested on both versions of the parallel shift left register. For convenience, the waveform figures are taken from the **second version**.

#### 3.5.1 Test-bench n°1

The following code [Listing 3.5], partially mentioned for convenience, tests if the circuit behaves as expected. Essentially, it shows how the system reacts when the inputs are driven correctly.

```
1 STIMULUS: process
2
          begin
               -- Apply reset
3
               resetn_i <= '1';
5
               wait for clk_period;
               resetn_i <= '0';</pre>
6
               wait for clk_period;
               -- Simulating two words sent respecting timing constraints. At
      the end it will be driven a reset.
               -- Correctly driving both inputs in order to test the correct
      behaviour of the circuit.
              x_valid <= '1';</pre>
10
               x <= "1000000";
11
               wait for clk_period;
               -- Driving correctly x_valid to start the transmission.
13
```

```
x_valid <= '0';</pre>
14
                wait for clk_period*clk_per_bit*12;
15
               -- Here the circuit has just finished the transmission of the
      first word and it's going to start the transmission of the second one.
               x_valid <= '1';</pre>
17
               x <= "1111111";
18
19
               wait for clk_period;
                x_valid <= '0';</pre>
20
21
                wait for clk_period*clk_per_bit*13;
                --In this case it's going to wait another cycle in order to
22
      test if the circuit drives tx to '1' when the latter is idle.
               resetn_i <= '1';
23
               wait for clk_period;
               resetn_i <= '0';
25
               wait for clk_period;
26
               x_valid <= '1';</pre>
               x \le "0100010";
2.8
               wait for clk_period;
29
               x_valid <= '0';</pre>
               wait for clk_period*clk_per_bit*12;
31
                -- End of simulation
32
33
               testing <= false;</pre>
34
                wait;
           end process;
35
```

Listing 3.5: First test-bench code.

Variable values:

- clk period = 8 ns
- clk per bit = 1086

The code provided above represents the following flow of **inputs**:

- 1. Firstly, a **reset** signal is applied for a total of **clk period\*clk per bit ns**.
- 2. x valid is set to 1 and x is set to 1000000 for a clk period ns.
- 3. **x\_valid** is set to **0** in order to start the transmission, the total transmission time is  $T_{Transmission} = clk\_period * clk\_per\_bit * 12$ .
- 4. Once  $T_{Transmission}$  has elapsed,  $\mathbf{x}$  is set to **11111111** and  $\mathbf{x}$ \_valid is driven correctly.
- 5. In this scenario, the delay before accepting a new input is extended by clk\_period\*clk\_per\_bit ns. This is done to verify the expected behavior of the UART during the idle state.
- 6. A reset signal is applied for a total of a clk period ns.
- 7. Lastly, a new input is provided to the system,  $\mathbf{x} = \mathbf{0100010}$  and  $\mathbf{x}_{\mathbf{valid}}$  is driven correctly.
- 8. The simulation ends setting testing  $\leq$  false.

300000 ns

The [Figure 3.2] below shows the waveform for the test-bench:

Figure 3.2: Waveform test-bench n°1.

100000 ns

#### 3.5.2 Test-bench n°2

50000 ns

Entity:uart\_tb1 Architecture:test1 Date: Sat Jan 20 10:36:31 CET 2024 Row: 1 Page: 1

0.00 ns

This test-bench was essential for determining whether the UART transmitter could robustly handle erroneous input drives, even when the time constraints required for a complete transmission were not met. The code, partially mentioned, is the following [Listing 3.6]:

150000 ns

200000 ns

250000 ns

```
STIMULUS: process
2
           begin
               -- Apply reset
3
               resetn_i <= '1';
               wait for clk_period*clk_per_bit;
               resetn_i <= '0';
               wait for clk_period*clk_per_bit;
               -- Simulating scenario where while the UART is transmitting,
9
                  the input is changed and wrongfully x_valid is set to 1.
10
11
               -- After the wrong driving, the inputs are changed again (in
      this case respecting the time constraint),
12
                -- in order to check if the trasmitter is still working.
               x_valid <= '1';</pre>
               x <= "1000000";
14
               wait for clk_period;
15
               x_valid <= '0';</pre>
               wait for clk_period*clk_per_bit*6;
17
               x_valid <= '1';</pre>
18
               x <= "0000000";
19
```

```
wait for clk_period;
20
                 x_valid <= '0';</pre>
21
                 wait for clk_period*clk_per_bit*6;
22
                 x_valid <= '1';</pre>
23
                 x <= "0101010";
24
                 wait for clk_period;
                 x_valid <= '0';</pre>
26
                 wait for clk_period*clk_per_bit*12;
27
28
                 testing <= false;</pre>
                -- End of simulation
29
                wait;
30
            end process;
31
```

Listing 3.6: Second test-bench code.

The code provided above represents the following flow of **inputs**:

- 1. Firstly, a **reset** signal is applied for a total of **clk period\*clk per bit ns**.
- 2. After  $clk\_period*clk\_per\_bit$  ns, the UART transmitter receives x = 1000000 and x valid is driven correctly in order to start the transmission.
- 3. Once elapsed **clk\_period\*clk\_per\_bit\*6 ns**, the input is changed wrongfully while the system is still transmitting.
- 4. To ensure the UART is functioning **properly**, a **new transmission** is requested after a delay of **clk\_period\*clk\_per\_bit\*6 ns**. For this transmission, all inputs are correctly driven and the system's state is **idle**. This verifies the system's **correct** behaviour.

The [Figure 3.3] below shows the waveform for the test-bench:




Figure 3.3: Waveform test-bench n°2.

#### 3.5.3 Test-bench n°3

Finally, this test-bench was crucial in assessing whether the UART transmitter remains unresponsive when **x\_valid** is not driven correctly. The code, partially mentioned, is the following [Listing 3.7]:

```
1 STIMULUS: process
           begin
2
3
                -- Apply reset
               resetn_i <= '1';
               wait for clk_period*clk_per_bit;
               resetn_i <= '0';
               wait for clk_period*clk_per_bit;
8
9
               -- Simulating a scenario where the input x
               --is changed while x_valid is not driven correctly.
10
               -- Then we start a new transmission with a
11
               -- new x and a correct x_valid.
12
               x_valid <= '1';</pre>
13
               x <= "1000000";
14
               wait for clk_period;
15
16
               x_valid <= '0';
               wait for clk_period*clk_per_bit*12;
17
               x <= "0000000";
18
               wait for clk_period*clk_per_bit*6;
19
               x_valid <= '1';</pre>
20
               x <= "0101010";
21
22
               wait for clk_period;
               x_valid <= '0';</pre>
23
               wait for clk_period*clk_per_bit*12;
24
               testing <= false;</pre>
25
              -- End of simulation
27
               wait:
           end process;
28
```

Listing 3.7: Third test-bench code.

The code provided above represents the following flow of **inputs**:

- 1. Firstly, a **reset** signal is applied for a total of **clk period\*clk per bit ns**.
- 2. A new transmission is started.  $\mathbf{x} = 1000000$  and  $\mathbf{x}$  valid is driven correctly.
- 3. A new input is sent to the UART, but **x** valid is not driven correctly.
- 4. The system doesn't react and goes into the **idle** state when the previous transmission is completed.
- 5. A new transmission is requested,  $\mathbf{x} = 0101010$  and  $\mathbf{x}$  valid is driven correctly.

The [Figure 3.4] below shows the waveform for the test-bench:




Figure 3.4: Waveform test-bench n°3.

# Vivado Implementation

Due to the dual architecture implemented for the parallel shift-left register, it is necessary to conduct a comparative analysis of the different designs with the objective of evaluating the one that shows superior efficiency.

#### 4.1 First version

The first UART version is based on the code illustrated in [Listing 3.2]. Initially, the system's synthesis and implementation were executed by establishing a clock constraint equivalent to 8 ns / 125 MHz as designed and implemented in the VHDL code. For the assignment purposes, the system was tested with a higher clock frequency. However, at a frequency of 3ns / 333,333 MHz, the Worst Negative Slack (WNS) transitions into a negative state, resulting in the failure of one endpoint. The data derived from the implementation are tabulated in the subsequent [Table 4.1] and [Table 4.2].

Clock	Worst Negative Slack	Power Consumption
125 MHz	3,858  ns	0,093 W
250 Mhz	0,398 ns	0,095 W
333 Mhz	-0,042 ns	0,097 W

Table 4.1: Implementation of the first UART version with three different clock constraints.

Clock	SliceLUTs	SliceRegisters	Slice	LUTasLogic	BondedIOB
125 MHz	33	37	16	33	11
250 MHz	34	37	14	34	11
333 MHz	43	37	19	43	11

Table 4.2: Utilization of the first UART version with three different clock constraints.

#### 4.2 Second version

The second UART version is based on the code illustrated in [Listing 3.3]. Initially, the system's synthesis and implementation were executed by establishing a clock constraint equivalent to 8 ns / 125 MHz as designed and implemented in the VHDL code. For the objectives of the assignment, the system was subjected to testing at an elevated clock frequency. Nonetheless, at a frequency of 3 ns / 333,333 MHz, the magnitude of the Worst Negative Slack (WNS) diminishes, but it does not descend below zero. The data derived from the implementation are tabulated in the subsequent [Table 4.3] and [Table 4.4].

Clock	Worst Negative Slack	Power Consumption
125 MHz	4,253  ns	0,093 W
250 Mhz	0,760 ns	0,095 W
333 Mhz	0,196 ns	0,097 W

Table 4.3: Implementation of the second UART version with three different clock constraints.

Clock	SliceLUTs	SliceRegisters	Slice	LUTasLogic	BondedIOB
125 MHz	25	38	12	25	11
250 MHz	26	38	12	26	11
333 MHz	38	38	17	38	11

Table 4.4: Utilization of the second UART version with three different clock constraints.

## Conclusions

In order to understand which version is more efficient, it can be conducted an analytical review of the data procured from the synthesis and implementation processes.

### 5.1 Data Analysis

Worst Negative Slack (WNS)




Figure 5.1: Comparison between WNSs: The second version has the greatest Worst Negative Slack.

#### **Power Consumption**




Figure 5.2: Comparison between PCs: The power consumption is observed to be analogous.

#### Utilization




Figure 5.3: Comparison between utilization: it is observed that the second version demonstrates a decrease in utilization by 17,1%, 15% and 7,8% respectively.

Upon concluding the analysis, it is clear that the UART, which was implemented with the **second version** of the parallel shift left register, **exhibits a marginal efficiency superiority** over the first version:

- 1. It can run at **higher frequencies**, although the system was originally designed to operate at 125 MHz. The system's modularity allows that the clk per bit parameter can be adjusted to run at a higher frequencies.
- 2. At 125 MHz, it uses 17,1% fewer logical resources.
- 3. The power consumption of both designs is nearly **identical**.
- 4. The VHDL code is more refined and easier to read.