Computer Organization and Architecture (EET2211)

LAB IV: Evaluate Different Arithmetic Operations and Logical operations on two 32-bit data using ARM processor.

Siksha 'O' Anusandhan (Deemed to be University), Bhubaneswar

| Branch: CSE | | Section: 2241026 | |
|-------------|---------------|------------------|---------------|
| S. No. | Name | Registration No. | Signature |
| 6 | Dinanath Dash | 2241004161 | Diraralh Dash |

| ** | 140 |
|--------|-----|
| Marks: | /10 |

Remarks:

Teacher's Signature

I. **OBJECTIVE:**

1. Perform Addition and Subtraction of two 32-bit numbers using data processing addressing mode (with immediate data).

2. Perform Addition, Subtraction, and Multiplication of two 32-bit numbers using

load/store addressing mode.

3. Perform the logical operations (AND, OR, XOR, and NOT) on two 32-bit numbers using load/store addressing mode.

II. PRE-LAB

Note: For each objective in prelab describe the following points:

Write the pseudocode.

Write the assembly code with a description (ex. Mov ax,3000h - ax<-3000h)

Examine & analyze the input/output of assembly code.

For Obj. 1-3 a) Pseudocode -> ") Lood the value 10 into register to ii) Lead the value 5 into register rel iii) Add the values in registers no fre, store the result in red

iv) Subtract the value in register rul from r.O, stone theresult in r.3.

b) Code > oglobal-start @ Short of the assembly code, global visibility @ Label for the start of the program mov 10, #10 @ move the immediate value 10 into register rel @ move the immediate value 5 into register rel mov rd, #5 add rd, ro, rd @ Adol the values in registers ro Int, stone the result in red add a @ Subtract the value in register at from nO, stone the result in a sub 123,10,11 @ End of the assembly code · end

For Obj. 2-

- 0) Pseudocode >
 - i) Load the value at memory address 0x10100000 into register rel
 - ii) Local the value at memory address Ox10100004into register re?
 iii) Add the values in registers rel & red, stone the result into red

 - iv) store the value in res at memory address 0x10100008 v) Subtract the value in red from at, stone negult in 124.
 - vi) Store the value in ret at memory address 0x1010000 C

vii) Multiply the values in reland red, shore the result in res viii) Store The value in 25 cut memory address 0x10100010

b) code -> · global staret - start:

> a ldr no, =0x10100000 dr rl, [ro], #4 ldr red, [no], #4 add r3, r1, r2 sto r3, [r0], #4 sub ret, rel, rel she re4, tre01, #4 mal res, rel, rel Strines, [ro] my-exit: b my-exit · end

For Obj. 3-

a) Rendo code >>

1) Load the value out memory address 0x10100000 into register 20

ii) Load the value at the address in no into rel, then increment no by 4 iii) Load the value at the updated address in no into rel, then increment no by 4

iv) Perform bitwise AND operation between al find, store the result in 13

v) Store the value in 12 at the address stored in 20, then increment 20 by 4

vi) Perform bitwise OR operation between al fal, stone the result in a4.

vii) stone the value in 124 at the address shored in 10, then increment 10 by 4.

viii) Perform bitwise XOR operation between relater, stone the result in as.

ix) Stone the value a Sat the address stronged in aO, then increment a D by 4.

x) Penform bitwise NOT operation on rel, stone the nesult in res. xi) Store the value in re6 at the address stoned in re0.

b) Code ->
- global - start
- start:

ldr no,=0x101000000

ldr nd, [no], #4

Ldr nd, [no], #4

and n3, nd, nd

she n3, (no), #4

one n4, nd, n2

she n5, [no], #4

eor n5, nd, n2

she n5, [no], #4

mvn n6, nd

she n6, (ro)

myesit: b my-exit

· end

III. LAB

Note: For each objective do the following job and assessment:

• Screenshots of the Assembly language program (ALP)

```
For Obj. 1:
.global _start
_start:
     mov r0, #10
     mov r1, #5
     add r2, r0, r1
     sub r3, r0, r1
.end
For Obj. 2:
.global _start
_start:
    ldr r0, =0x10100000 .
    ldr r1, [r0], #4
    ldr r2, [r0], #4
    add r3, r1, r2
    str r3, [r0], #4
    sub r4, r1, r2
    str r4, [r0], #4
    mul r5, r1, r2
    str r5, [r0]
    my_exit: b my_exit
.end
For Obj. 3:
.global _start
_start:
    ldr r0, =0x10100000
    ldr r1, [r0], #4
    ldr r2, [r0], #4
    and r3, r1, r2
    str r3, [r0], #4
    orr r4, r1, r2
    str r4, [r0], #4
    eor r5, r1, r2
    str r5, [r0], #4
    mvn r6, r1
    str r6, [r0]
    my_exit: b my_exit
.end
```

Observations (with screenshots)
 For Obj. 1:




Fig. 1. Execution results of Addition and Subtraction of two 32-bit numbers using data processingaddressing mode (with immediate data).

For Obj. 2:




Fig. 2. Execution results of Addition, Subtraction, and Multiplication of two 32-bit numbers using load/store addressing mode.

For Obj. 3:




Fig. 3. Execution results of the logical operations (AND, OR, XOR, and NOT) on two 32-bit numbers using load/store addressing mode.

From this result, I have observed.....

| Sl. No. | Memory Location | Operand (Data) |
|------------|--------------------|-------------------|
| 1 | r0, r1 | 10, 05 |
| 2 | r0 | 0x10100000 |
| | r1, r2 | 15, 08 |
| 3 | r0 | 0x10100000 |
| | r1, r2 | 15, 08 |

| SI. No. | Memory Location | Operand(Data) |
|------------|--------------------|----------------------|
| 1 | r2, r3 | f, 05 |
| 2 | r3, r4, r5 | 08, 1d, d |
| 3 | r3, r4, r5, r6 | 00, 1d, 1d, ffffffea |

CONCLUSION

The arm ARM processor effectively executed arithmetic Caldition, subtraction, multiplication, division) and logical CAND, OR, XOR, logical shift) operations on two 32-5it data. It handled overflow conditions and bitwise manipulations efficiently, demonstrating its versatility and capability in real-world applications.

\$\POST LAB→

Q1) Give any examples of five arithmetic and logical instructions.

Ana i) ADD -> Adde hos operande together.

ii) SUB -> Subtracts one operand from another.

iii) AND -> Perstorms a bitroise AND operation on two operands.

iv) ORR -> Performs a Bitwise OR operation on two operands

1) LSh > Logical shift left > shifts the bits of an operand to the left by a specified number of positions, filling the rocated positions with zeros.

92) Differentiate between LDR and STR instruction.

Are > The LDR CLoad Register) instruction loads data from memory into a register, while the STR (Stone Register) instruction stones data from a register into memory. In other words; LDR fetches data from memory into a register, whereas &TR writes data from a register into memory.

- 93) Which of the following instructions is not valid
 - a) MOV R7.R2
 - b) LOR RI, = LABEL

Ans a) MOV R7. R2 is not a valid ARM instruction. The connect syntax for moving data between negisters in ARM assembly language is MOV R7, R2. Souther co