PRE-LAB -


For Obj. 1 > Design a 2×1 Multiplexer that will select the binary information from one of the two inputs lines and direct it to a single output line based on the value of a selection line.

c> Circuit Diagram ->

1) Treath table >

Inputs S II@ IO			Outputs
8	II®	ID	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	Ī
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

m) Minimised Boolean Function -



d) HDL code ->

library ieee;
use ieee. Ad-logie-1164. all;
entity text is
port (II, IO, SO: in Ad-logie;

end test;

architecture behaviorial of test;

signal a, b, c: Stal-logic;

beggin

a r= not \$0;

b r= 80 and \$1;

cr = a and \$10;

Y= b orc c;

end behavioral;


Forc Obj 3+ Design a full adder using 3 to 8 line decoder and external OR gates. 2


a) Treuth table-

	Inputs	Outputs S C		
×	Y	ス	S	C
0	0	6	0	6
0	0	1	1	0
0	1	0	1	0
0	1	1	0.	1
1	0	0	1	0
1	0	1	0	1
li	1	O	0	1
	1	ı		

b) Minimised Boolean Function >

$$S = & \chi' \gamma' Z + \chi \gamma' Z + \chi \gamma Z' + \chi \gamma Z' + \chi \gamma Z$$





d) HDL code -

library i eee; use ieee std_logic-1164.all; entity labor is

Port (x, y, z: in std_logic;

8, C; out stel logic); end less 9c; architecture behavioral of laboris signal a, b, d, e, f, g, h, i, j, k, l: ad_logic;

begin ac=notX; bx = not Y; d <= not 2;

> ex= a and b and d; fx= a and b and Z;

> g <= a and Y and d;

ht= a and Y and Z; i x = x and b and di

J K = X and b and Z_i

kx = x and y and z; $\ell x = x$ and y and z;

SX=forgaiorli cx=horejorkorl;


end behaviorali


For Obj. 2 - Design a 4 bit prevority encoder with inputs D3 (MSB), D2, D1, & D0 (LSB) that autputs X, Y, & V. The prevority assigned to inputs is D3 > D2 > D1 > D0. The output V Thows a value I when one or more inputs are equal to one. If all inputs are O, Vis sequal to 0. When V=0, then other two outputs are not inspected and are specified as adon't care conditions.


(g) Truth Table >

Inputs				Outputs		
D^3	Da	D,	Do	X	Y	MV
000000000	0	00	0	×	×	0
0	0000	0	1		i	1
0	0	1	0	dallo	0	
0	0	1	0	1	(5:16)	
0	1	00	0	0	1	. 1
0		0		1	I do	1.019.
0	14 8	1	0	1.	0	1
0				1	1	16
	0000	0	0	0	0	1
	0	0	1	1	1	1
	0	1	0	1	0	1
1	0		1	1	1	I
1	1	0	0	0	1	1
1	1	0	1	1	120	ng 80
11	1	1	0	1	0	
	1		1	1	1	1


3) Minimised Boolean Expression -







X = DO+ DI



a plano 1911 (so

 $\gamma = D_A D_1' + D_0$

c) Circuit Diagram -> the V.O. Her other has output one d) HDL code -> library ieee; use icee std_logic_1164-all, entity labobis Port CD3, D2, D1, DO: in std_logie; X, Y, V: out std-logic); end lab9b; architecture behavioral of lab 96 is Signal a, b: stel_logic; begin a < = not D1; bx = a and D2;X <= DO orc DI; XX= DO or b; VX = DO or DI or D2 or D3; end behavioral; Bookern Expiredico

2-

Ĉ,

ور


2

(31) Why is a multiplenere Known as data selectore!

Ans > The selection of a particular input data line for the output is decided on the basis of selection lines. The multiplexere is often called as data selectore since it selects only one of many data inputs.

922) Implement a full adder using two 4x1 multiplexerce.

In	pats		Ou	puts	
A	В	Cin	8	C	
000	0	0	0	00	-> S = 16in C = 0
00	1	0	0	0	→ S=Cin', C=Cin
1	00	0	0	0	→ 8 = Cn', C= Cin
1	1	0	0	1	→ 8 = Cin, C=1



W)LAB→ Obj 1 - It can be concluded that fore 2x | multiplenere we need 2 and gates,

I not gate and I or gate.

Obj 2-> It can be concluded that for 4 bit encoder we need I not gate, a land gate & 3 or gates.

Obj 3 - It can be concluded that for a 3 to 8 line decoder we need one 3 to 8 decoder and 2 or gates.

C

2

C