


# PRE-LAB →


For Obj. 1 →  $F = A' + BC + BCD$



b)

Inputs				Outputs			
A	B	C	D	A'	BC	BCD	$F = A' + BC + BCD$
0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	1
0	0	1	0	1	0	0	1
0	0	1	1	1	0	0	1
0	1	0	0	1	0	0	1
0	1	0	1	1	0	0	1
0	1	1	0	1	1	0	1
0	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0
1	1	0	0	0	0	0	0
1	1	0	1	0	1	0	1
1	1	1	0	0	1	1	1
1	1	1	1	0	1	1	1

For Obj. 2 →  $F = (A' + B)C + DE$




b)

Inputs					Outputs				
A	B	C	D	E	A'	A'+B	(A'+B)C	DE	F = (A'+B)C + DE
0	0	0	0	0	1	1	0	0	0
0	0	0	0	1	1	1	0	0	0
0	0	0	1	0	1	1	0	0	0
0	0	0	1	1	1	1	0	1	1
0	0	1	0	0	1	1	0	0	0
0	0	1	0	1	1	1	0	0	0
0	0	1	1	0	1	1	1	0	1
0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	1	0	0	0	0
0	1	0	0	1	1	0	0	0	0
0	1	0	1	0	1	0	0	0	0
0	1	0	1	1	1	0	0	1	1
0	1	1	0	0	1	0	0	0	0
0	1	1	0	1	1	0	0	0	0
0	1	1	1	0	1	0	1	0	1
0	1	1	1	1	1	0	1	1	1
1	0	0	0	0	0	1	0	0	0
1	0	0	0	1	0	1	0	0	0
1	0	0	1	0	0	1	0	0	0
1	0	0	1	1	0	1	0	1	1
1	0	1	0	0	0	1	0	0	0
1	0	1	0	1	0	1	0	0	0
1	0	1	1	0	0	1	1	0	1
1	0	1	1	1	0	1	1	1	1
1	1	0	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0
1	1	0	1	1	0	0	0	1	1
1	1	1	0	0	0	0	0	0	0
1	1	1	0	1	0	0	0	0	0
1	1	1	1	0	0	0	1	0	1
1	1	1	1	1	0	0	1	1	1



ay

[illegible]

### III) LAB →

#### Components Required →

Sl. No.	Name of the Components	Specification	Quantity
1	7400 IC	2 input NAND Gate	2
2	7410 IC	3 input NAND Gate	3
3	Universal Trainer Kit	—	1
4	Connecting Wires	23 SWG	As required

#### Observation →

For Obj. 1 →  $F = A' + BC + BCD$

Inputs				Theoretical Output $F = A' + BC + BCD$	Practical Outputs
A	B	C	D		
0	0	0	0	1	1
0	0	0	1	1	1
0	0	1	0	1	1
0	0	1	1	1	1
0	1	0	0	1	1
0	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0



For Obj. 2  $\rightarrow F = (A+B)C + DE$

Inputs					Theoretical Outputs $F = (A+B)C + DE$	Practical Outputs
A	B	C	D	E		
0	0	0	0	0	0	0
0	0	0	0	1	0	0
0	0	0	1	0	0	0
0	0	0	1	1	0	0
0	0	1	0	0	0	0
0	0	1	0	1	0	0
0	0	1	1	0	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	0
0	1	0	0	1	0	0
0	1	0	1	0	0	0
0	1	0	1	1	0	0
0	1	1	0	0	0	0
0	1	1	0	1	0	0
0	1	1	1	0	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	0
1	0	0	0	1	0	0
1	0	0	1	0	0	0
1	0	0	1	1	0	0
1	0	1	0	0	0	0
1	0	1	0	1	0	0
1	0	1	1	0	0	0
1	0	1	1	1	0	0
1	1	0	0	0	0	0
1	1	0	0	1	0	0
1	1	0	1	0	0	0
1	1	0	1	1	0	0
1	1	1	0	0	0	0
1	1	1	0	1	0	0
1	1	1	1	0	0	0
1	1	1	1	1	0	0

For Obj. 3  $\rightarrow F = (B' + C')A + E(C' + BC)$

Inputs					Theoretical Output $F = (B' + C')A + E(C' + BC)$	Practical Output
A	B	C	D	E		
0	0	0	0	0	0	0
0	0	0	0	1	0	0
0	0	0	1	0	0	0
0	0	0	1	1	0	0
0	0	1	0	0	0	0
0	0	1	0	1	0	0
0	0	1	1	0	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	0
0	1	0	0	1	0	0
0	1	0	1	0	0	0
0	1	0	1	1	0	0
0	1	1	0	0	0	0
0	1	1	0	1	0	0
0	1	1	1	0	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	0
1	0	0	0	1	0	0
1	0	0	1	0	0	0
1	0	0	1	1	0	0
1	0	1	0	0	0	0
1	0	1	0	1	0	0
1	0	1	1	0	0	0
1	0	1	1	1	0	0
1	1	0	0	0	0	0
1	1	0	0	1	0	0
1	1	0	1	0	0	0
1	1	0	1	1	0	0
1	1	1	0	0	0	0
1	1	1	0	1	0	0
1	1	1	1	0	0	0
1	1	1	1	1	0	0

Conclusion  $\rightarrow$

This experiment implements Boolean functions using logic gates. Some basics of logic gates (NAND) in sum of product representation of equations & their implementation using logic gate and 7410 IC, 3 input NAND gate is also used.



### I. OBJECTIVE:

1. Implement the Boolean function given below using two-level NAND-gate circuit.  
 $F = A' + BC + BCD$
2. Implement the following Boolean function using two-input NAND-gates  
 $F = (A' + B)C + DE$
3. Consider the Boolean function given below:  
 $F = (B' + C')A + E(D' + BC)$   
Implement the function using minimum number of NAND gates.

### II. PRE-LAB

For Obj. 1:

- a. Draw the circuit diagram for the function F.
- b. Obtain the truth table for all input combinations.

For Obj. 2:

- a. Draw the circuit diagram for the function F.
- b. Obtain the truth table for all input combinations

For Obj. 3:

- a. Draw the circuit diagram for the function F.
- b. Obtain the truth table for all input combinations

### III. LAB:

Components Required:

<u>S. No</u>	<u>Name of the Component</u>	<u>Specification</u>	<u>Quantity</u>
--------------	------------------------------	----------------------	-----------------

Observation:


Conclusion:

### IV. POST LAB:

1. Draw a circuit for the following Boolean function using NAND-gates  
 $F = AC + AD + B'D$
2. Simplify the following Boolean expression and Draw the circuit using NAND gates.  
 $F = BC'D' + ABC' + AC'D + AB'D + A'BD'$

Ans

1)  $F = AC + AD + B'D$



$$2) F = BC'D' + ABC' + AC'D + AB'D + A'BD'$$

$$= BC'D'(A+A') + ABC'(C+D') + AC'D(B+B') + AB'D(C+C') + A'BD'(C+C')$$

$$= ABC'D' + A'BC'D' + ABC'D + ABC'D' + AB'C'D + AB'C'D + AB'CD + ABC'D + A'BCD + A'BCD'$$

$$= ABC'D' + A'BC'D' + ABC'D + AB'C'D + AB'CD + A'BCD'$$

$$= ABC'(D+D') + A'BD'(C+C') + AB'D(C+C')$$

$$= ABC' + A'BD' + AB'D$$

$$= [CABC' + A'BD' + AB'D']'$$

$$= [CABC']' \cdot (A'BD')' \cdot (AB'D')' = F_1$$

