Describe the three key concept of the von Neumann architectures

Ans > i) Central Processing Unit (CPV) -> The brain of computer, responsible for executing instructions. Comprises of several key components -> CV (contral Unit), ALV (Arithmetic Logic Unit, Registers

ii) Moin Memory Unit - Stories data as well as instructions. Programs and data share seme

memory space. Storied program concept enables easier programming.

iii) Input / Output (I/O) Devices 0 -> Facilitate communication between the computers and external world. Ex + Keyboards, mouse, displays, prainters, etc.

Discuss the two approaches for handling multiple interrupts.

Ans i) Disable Interrupts > In this method, whenever an interrupt in edicoccurs, the processor temporarily diables all further interrupts. This ensures current interrupt is being handled without being interrupted by another. Once the first Interrupt's service Mouline (ISR) finishes. the processor re-enables interrupts.

- ii) Entercept Priority -> This approach assigns priorities to different interrupt. A higher priority interrupt can interrupt a lower priority interrupt that is currently being serviced. The processor stores the state of the lower-priority Isk and jumps to the higher priority one.
- 3) One byte = reserved for op code remouning 8 bytes (32 bits - 8 bits) = 24 bytes 24 bits So, movem addressable memory capacity = 22 = 16 MB
  - b) i) 32-bit address hus of 16 bit data bus:

Advantage - Widor address bus allows accessing the full 16 mB memory

Disadvantage - Marcrowere data bus means it takes two transfers to fetch a complete 32-bit instruction. This can slow down instruction fetching compared to wider data bus.

ii) 16 bit address bus & 16-bit data bus ...

Advantage - Single transfer can fetch a complete instruction due to matching data bus width.

Disadvantage - Significantly limited address space (216 bytes = 64kB). Most programs would exceed their memory limit.

Both the program counter (PC) of instruction register (TR) need to hold a complete 32 bit irrations. Therefore, they both require 32 bits.

94)	The Improvement a	chieved when fetching	Instructio	ne and operands using a 32 bis	-micro proceso		
	as compared to a 16	- bit microprocessor	111	(W. Charles L. L.			
	Given: 201. Instruction 32 bit long						
	401. Pretrouoti	one 16 bils long					
	401. Profounds	on 8 bill long		The transmitted			
	(no of bus cycle)	Instruction 1	analh	1 01 60			
	Cno. of bus cycle)			(no of bus cycle)			
	2 bus cycles	3251.		1 bus cyale			
	1 cycle	16-bit		0.5 km cycle			
				The second of th	sio son i i		
	0.5 cycle	8-bit	de pro de	0.25 cycle			
	Avg: 201.x2 +401.x	has haparakat on man		Aug: 20.1. x1+401. x 0.5+4	10% × 0.25		
	10.8×401.		Al April				
	= 1.2 bus cycle	or Algorith will		= 0.7 bus cycles			
	the state of the s						
	So, improvement is 1.2 - 0.7 = 0.5 the cycles/instruction.						
	In percentage terms, the improvement is 0.5/1.2 × 100 = 966 41.671.						
	January Januar						
95	) What are the adva	untages and disach	contages o	I the logs cal cache over the p	physical over		
Ana.	. Logical Cache C	virtual)		rical Cache	7.02		
	mmy togel !	er access due to avoiding	Havorra	yes ~ 1) 81 mpler coche coheren.	ce		
	mmu translation. ii) Simplest cache d	Pricin	1				
	O's and van larges -> 1) m	ore complex MMU	Disache	untages > i) Slower access due	to MMU to		
	Of soulvan tages >:) me with travelation cond	he	1	complex cache design with	0 .		
	ii) Coche coherence						
	processor system						
		And a Market of					
Cg6	Cache size = N w		0 1	of a starting of the			
	No of hits to address ouche size =   lag 1						
	Block size = Bwords / No. of blocks in cache = N/B Block offset = logo B / No. of bits to represent block: logo (N/B)						
	Block offset = Log	Block offset = logo B / No. of bits to represent block: logo (N/B)					
	No. of sets in cache = (1/B)/16   Length (direct) = 10 6%s Bits to represent sets: loga (1/6)/16   Length (act a seociative) = x						
	Bits to represent set	1 : loga (%)/16 (	Length (	REL & MOCIOTAINE			

7

Q.

Herce, direct rapped ouche is compared with set associative cache, but in \$ both block offset is same.

System is a 82-bit address.

As, cache is 8-way set associative. So, we have to transfer 3 bits to trug side.

90, final tag bits = 16+3=19

No of bits in Tag field = 19

Freld length of direct mapped caches
Tag | Line | Word

111111 | 11 | 444 | 1

BBBBBB BB 2888 | 3

666666 | 66 | 8888 | 3

b) Freld lengths of associative excaches
Tag > 22 bils, word > 26is

	Tag	Word	
111111	44444	1	
<b>8</b> 66666	19999	2	
BBBBBB	aecee	3	

Tag - 9 bits, Set - 13 bits, Words , 2 bit

	Tag	Set	Word
111111	22	444	1
<b>¢</b> 66666	cc	1999	2
BBBBB	177	€E E	3