- List and briefly define the main structural components of a single processor computer? Ans + The four main structural components of a single processor computer cure-s a) CPU: That parelition of a computer that patches and executes instruction. b) Main-memory: A main memory which stores both data and instruction. c) I/O System: This is the system which relates the input-output of the computer. d) System bus: Some mechanism that provide for communication & among CPU, main-memoray of I/O. a) Differentiate between i) Microprocessor and Microcontroller ii) Computer Organisation and Computer Architecture iii) Embedded System and deeply Embedded System Ans -> a) Micro Processore Micro Controller i) It is heart of embedded system. i) It is heart of computer system. ii) Cost of entire system in low. ii) Cost of enfine system in morce. iii) Cannot be used in compact system. iii) Can be used in compact system. iv) Do not have power saving feature. iv) have power saving feature. v) It have less no of register, hence v)) It have more no of register, hence the more operation are memory based. program avec easier to write. vi) Since memory and I/O we connected vi) Since components are connected internally, externally the circuit becomes larger. most operation are internal instruction, hence vii) Since memory of I/O components are all external each instruction will need speed is fast. VIII) Since memory and I/O are present internally external operation hence it is relative the circuit is small. power. viii) Used on PC, loptop, etc. viii) Used in AC, washing machine, etc.
  - b) Computer Organisation
  - i) It refers the operational units and their interconnections that results also the orichitectural specification.
  - ii) It is decided after the architecture is fixed.

Computer Architecture

i) It refers to those attributes of a system that is visible to the program or those attributes that have a direct impact on the logical execution of a program.

ii) It is always decided first.

iii) Organizational attrabutes includes those handvaure alchib that are transparent to the programmer such as control signals, interchace between the computer and the

iv) For e.g. > It is an architectural issue whether the computer will behaving as multiplying

instruction.

## c) Embedded System

- i) Ent. These we dedicated to fixed function.
- ii) Don't have wineless capability.
- iii) Require large memory time and power Consumption.

- iii) Architectural attributes includes in instruction sets, the no of bits used to represent different datatypes, [10 mechanisms] techniques feur addressing memory.
- now to emplement that multiplication instruction can be used directly multiplication on repetative addition method.

Deeply Embedded System i) Deepty these are dedicated for single

ii) They have wireless capability and appear

in networked configuration. iii) They have extreme resource control in term of memory, processorsize of

power consumption.

(93) List and explain the cloud computing service?

Ans > The 3 types of cloud computing services >

i) Sans -> Provides service to customer in the form of software specifically app. running an of accessible in the cloud.

ii) Paas - Przovides service to customer in the form of a platform on which the customers application can reun.

iii) Iaas - The customer has access to the underlying cloud infrastructure provides.

(34) Briefly explain the different techniques used to increase the microprocessor speed?

Solow i) Higher clock frequencies -> Increasing the clock speed of the microprocessor allow it to perclorem more instructions percsecond.

ii) Multiple Case > Integrating multiple processing corres on to a single microprocessor chip creebles parallel processing of instruction.

into multiple stage allowing multiple instruction to be processed simoultaneously.

Consider two different machine with an instruction set of 100 000 instruction both of which have a clock rate of 400 Mbz. Instruction Type - Arithmetic & Logic Data Transfer Contrad Transfer Others Instruction mix (%). Machine A 15 20 50 Machine B 68 15 Cycles Per Instruction -Machine A 2 machine B 3 2 Sol7 - Machine 1 - $CPE = \frac{(2 \times 0.5) + (3 \times 0.15) + (4 \times 0.15) + (2 \times 0.2)}{4}$ = 1+0.45 +0.6 +0.4 = @ 2.45  $MTDS = \frac{400}{2.45 \times 10^6} = 0.00163$ 

Machine  $2 \rightarrow$ CPE =  $(1 \times 0.65) + (4 \times 0.15) + 300(3 \times 0.16) + 200(2 \times 0.16)$ 

$$10 = \frac{L}{2} = \frac{3}{6} = \frac{1}{2} = 30 \,\text{mins}.$$

Speed up = 
$$(1-f) + (\frac{f}{suf})$$

=) 
$$2.25 = \frac{1}{(1-f) + \frac{f}{15}}$$

= 0.588.

=) 
$$p = \frac{8.24}{14}$$

## 98) Two benchmark programs are executed on three computer with following Computer A Computer B Computer C

Przegram 1	50	90	Ю
Program 2	100	200	40

Everall speed up of the system.

Ans -> Speed up = 
$$\frac{1}{(1-f)+(\frac{f}{suf})} = \frac{1}{(1-0.4)+\frac{0.4}{2.3}}$$
  
=  $\frac{1}{0.6+0.1789}$   
=  $\frac{1}{0.7739} \approx 1.2913$ 

Q10) Explain different addressing nodes of 8086 microprocessor with suitable examples.

Ans > Different ordaressing modes are as follows >

i) Immediate Addresing Modes - Operand is a part of the instruction itself Eg - Mov Ax, 0005H, ADD Ax, 1234H

ii) Register Addrewing Modes - Register in the source of an operand for an instruction Eg - Mov Bx, Ax

iii) Direct Addressing Modes -> The Effective address of the memory location is written directly.

Gg → Mov, ax (5000 h)

iv) Register Indirect Addressing - The operand memory address is contained in a register.

Eg - Mov ax, (bx)

v) Indexed Addressing Mode - An index register is added to a base address to calculate the effective address of the operand.
e.g. -> mov ox, (si + 18h)

vi) Base-Relative Addressing Mode → The operand memory address is calculated by adding an effect to a base address storced in a register.

e.g. → mov ax, [bx+20h]

(31) Explain the register organisation of 8086 microprocessor with suitable example.

Anc.> i) General purpose registers -> 16 bik sized Ax, Bx, Cx, Ox-Registers
eg -> Mov ax, [1667 h]
add ox, bx

```
ii) Index Registers - two index registers are source index (SI) & destination index.
                     e.g. -> mov Si, offset
    iii) Base of stack pointers - Includes two important pointers: Base pointers (BP) of stack Pointers (SP)
                e.g. → mov BP, 8000h, mov 8P, 8000h
     iv) Instruction pointer -> Includes the IP Cinstruction pointer register which storces the offset
                   address of the next instruction to be executed.
              e.g. -> JMP label name
     ) Segment Registers -> It has 4 register i.e. code segment (Cs), data segment (CDS),
           stack segment (SS), extra segment (ES);
              e.g. - mov ax, 1234 h
                   mov ds, ox
(913) white an assembly language pragram to multiply 40 h with 8 h using logical instruction of 8086
      microprocessor only.
     Ares moval, 40h
           mov bl, 8H
           mul bx
  b) code - Determine the output of its memory location.
    Ans > mov ax, 23 FOH
                             → 23FOH coded in ox
         mor bx, ax
                             -> value of ax stored in bx
                            → value of ax shored in the memory location
         mov (bx), ax
                            → soath in cx
         mov cx, 503≠H
                            → copy of ox, stored in ax

→ subtract the value stored in the memory location whose addis saved in
         mov ox, cx
         sub ax, [bx]
                              Bx from ox.
         inc bx ?
                           → increment bx twice
                          -> share the value of ax into the memory location
         mov(bx),ax
                         - execution whose address is continued in bx
         Athlt
                             execution halted
            The final value G (2F4Fh), the value in ox (2F4Fh) is stored all the memory location
              printed to by bx.
```