CS1050-Computer organization and digital design

Lab 4 - Combinational circuits

Student Name: De Silva A.D.D.T.

Index Number: 220098C

Group Number: 33

1. Introduction

Objective of this lab is to design a decoder and a multiplexer. Decoders and multiplexers are 2 of the key components of a microprocessor.

Decoder is a multi-input, multi-output logic circuit which decodes n inputs into 2ⁿ possible output. In this lab we are going to design 2 to 4 decoder and a 3 to 8 decoder.

A multiplexer is a digital electronic device that selects one of several input signals and forwards it to a single output. We are going to design 8 to 1 multiplexer using previously created decoders.

2. 2-to-4 decoder

2.1 Truth tables and Boolean expressions

Е	10	I 1	Y0	Y1	Y2	Y3
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	0	1	1	0	0	0

Y0=I0.I1

Y1=I0.I1'


Y2=I0'.I1

Y3=I0'.I1'

2.2 Design source file

```
9. -- Module Name: Decoder 2 to 4 - Behavioral
10.
         -- Project Name:
11.
         -- Target Devices:
12.
         -- Tool Versions:
13.
         -- Description:
14.
15.
         -- Dependencies:
16.
17.
         -- Revision:
18.
         -- Revision 0.01 - File Created
19.
         -- Additional Comments:
20.
21.
22.
         library IEEE;
23.
         use IEEE.STD LOGIC 1164.ALL;
24.
25.
         -- Uncomment the following library declaration if using
26.
         -- arithmetic functions with Signed or Unsigned values
27.
         --use IEEE.NUMERIC STD.ALL;
28.
29.
         -- Uncomment the following library declaration if instantiating
30.
         -- any Xilinx leaf cells in this code.
31.
         --library UNISIM;
32.
         --use UNISIM.VComponents.all;
33.
34.
         entity Decoder_2_to_4 is
35.
              Port ( I : in STD_LOGIC_VECTOR (1 downto 0);
36.
                     EN : in STD LOGIC;
37.
                     Y : out STD_LOGIC_VECTOR (3 downto 0));
38.
         end Decoder_2_to_4;
39.
40.
         architecture Behavioral of Decoder_2_to_4 is
41.
42.
         begin
43.
             Y(\emptyset) \leftarrow (NOT I(\emptyset)) AND (NOT I(1)) AND EN;
44.
             Y(1) \le I(0) AND (NOT I(1)) AND EN;
45.
             Y(2) \leftarrow (NOT I(0)) AND I(1) AND EN;
46.
             Y(3) \leftarrow I(0) AND I(1) AND EN;
47.
         end Behavioral;
```

2.3 Elaborated design schematic



2.4 Simulation source file

```
- Company:
- Engineer: DE SILVA A D D T
--
- Create Date: 02/20/2024 02:58:45 PM
- Design Name:
- Module Name: TB_Decoder_2_to_4 - Behavioral
- Project Name:
- Target Devices:
- Tool Versions:
- Description:
--
- Dependencies:
--
- Revision:
- Revision 0.01 - File Created
- Additional Comments:
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_Decoder_2_to_4 is
end TB_Decoder_2_to_4;
architecture Behavioral of TB_Decoder_2_to_4 is
COMPONENT Decoder_2_to_4
    Port ( I : in STD_LOGIC_VECTOR (1 downto 0);
           EN : in STD LOGIC;
           Y : out STD_LOGIC_VECTOR (3 downto 0));
END COMPONENT;
    SIGNAL I: STD_LOGIC_VECTOR(1 downto 0);
    SIGNAL EN: STD LOGIC;
    SIGNAL Y: STD_LOGIC_VECTOR(3 downto 0);
begin
    UUT:Decoder_2_to_4 PORT MAP(
    I=>I,
    EN=>EN,
    Y=>Y
    );
PROCESS
BEGIN
    I<="00";</pre>
    EN<='1';
    WAIT FOR 100 NS;
    I<="01";
```

```
EN<='1';

WAIT FOR 100 NS;
I<="10";
EN<='1';

WAIT FOR 100 NS;
I<="11";
EN<='1';

WAIT FOR 100 NS;
EN<='0';
WAIT;

END PROCESS;

end Behavioral
```

2.5 Timing diagram



3. 3-to-8 Decoder

3.1 Truth tables and Boolean expressions

EN	10	I1	12	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0
0	х	х	х	0	0	0	0	0	0	0	0

$$Y0 = 10.11.12$$

$$Y1 = 10.11.12$$

$$Y2 = 10.11'.12$$

$$Y3 = 10.11'.12'$$

$$Y4 = 10'.11.12$$

$$Y5 = 10'.11.12'$$


$$Y7 = 10'.11'.12'$$

3.2 Design source file

```
-- Company:
-- Engineer:
-- Create Date: 02/20/2024 04:14:59 PM
-- Design Name:
-- Module Name: Decoder_3_to_8 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
```

```
Revision 0.01 - File Created
 - Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
--library UNISIM;
--use UNISIM.VComponents.all;
entity Decoder_3_to_8 is
    Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end Decoder_3_to_8;
architecture Behavioral of Decoder_3_to_8 is
component Decoder_2_to_4
     port(
         I: in STD_LOGIC_VECTOR;
         EN: in STD_LOGIC;
         Y: out STD_LOGIC_VECTOR );
end component;
     signal I0,I1 : STD_LOGIC_VECTOR (1 downto 0);
     signal Y0,Y1 : STD_LOGIC_VECTOR (3 downto 0);
     signal en0,en1, I2 : STD_LOGIC;
begin
 Decode_2_to_4_0 : Decoder_2_to_4
     port map(
         I \Rightarrow I0,
         EN => en0,
         Y \Rightarrow Y0);
```

3.3 Elaborated design schematic



3.4 Simulation source file

```
- Company:
-- Engineer: DE SILVA A D D T
-- Create Date: 02/20/2024 04:23:59 PM
-- Design Name:
-- Module Name: TB_Decoder_3_to_8 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_Decoder_3_to_8 is
end TB_Decoder_3_to_8;
architecture Behavioral of TB_Decoder_3_to_8 is
component Decoder_3_to_8
     Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
        EN : in STD_LOGIC;
```

```
Y : out STD_LOGIC_VECTOR (7 downto 0));
end component;
    SIGNAL I: STD_LOGIC_VECTOR(2 downto 0);
    SIGNAL EN: STD_LOGIC;
    SIGNAL Y: STD_LOGIC_VECTOR(7 downto 0);
begin
    UUT:Decoder_3_to_8 PORT MAP(
        I=>I,
        EN=>EN,
        Y=>Y
        );
PROCESS
BEGIN
        I(0)<= '0';
        I(1)<='0';
        I(2)<='0';
        EN<='0';
    WAIT FOR 100 NS;
        I(0)<='0';
        I(1)<='1';
        I(2)<='0';
        EN<='1';
    WAIT FOR 100 NS;
        I(0) \leftarrow \overline{0};
        I(1)<='1';
        I(2) <= '0';
    WAIT FOR 100 NS;
        I(0)<='0';
        I(1)<='0';
        I(2)<='0';
    WAIT FOR 100 NS;
        I(0)<='1';
        I(1)<='1';
        I(2)<='1';
    WAIT FOR 100 NS;
        I(0)<='1';
        I(1)<='0';
        I(2)<='1';
    WAIT FOR 100 NS;
        I(0)<='0';
        I(1)<='1';
```

```
I(2)<='1';
END PROCESS;
end Behavioral;</pre>
```

3.5 Timing Diagram



4. 8-1-Multiplexer

4.1 Truth tables and Boolean expressions

EN	S2	S1	SO	Υ
1	0	0	0	D0
1	0	0	1	D1
1	0	1	0	D2
1	0	1	1	D3
1	1	0	0	D4
1	1	0	1	D5
1	1	1	0	D6
1	1	1	1	D7
0	Х	х	х	0


Y = S2'.S1'.S0 + S2'.S1'.S0 + S2'.S1.S0' + S2'.S1.S0 + S2.S1'.S0' + S2.S1'.S0 + S2.S1.S0' + S2.S1.S0

4.2 Design source file

```
- Company:
-- Engineer: de silva a d d t
-- Create Date: 02/20/2024 05:12:25 PM
-- Design Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Mux_8_to_1 is
    Port ( S : in STD_LOGIC_VECTOR (2 downto 0);
           D : in STD_LOGIC_VECTOR (7 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC);
end Mux_8_to_1;
architecture Behavioral of Mux_8_to_1 is
   COMPONENT Decoder 3 to 8
```

```
Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
                     EN : in STD_LOGIC;
                     Y : out STD_LOGIC_VECTOR (7 downto 0));
     END COMPONENT;
     SIGNAL 01,02: STD_LOGIC_VECTOR(7 downto 0);
begin
     Decoder_3_to_8_0 : Decoder_3_to_8
     port map(
         I=>S,
          EN=>EN,
         Y \Rightarrow 01);
     02(0) <= 01(0) AND D(0);
     02(1) \leftarrow 01(1) \text{ AND } D(1);
     02(2) \le 01(2) \text{ AND } D(2);
     02(3) \leftarrow 01(3) \text{ AND } D(3);
    02(4) \leftarrow 01(4) \text{ AND } D(4);
    02(5) \leftarrow 01(5) \text{ AND } D(5);
    02(6) \leftarrow 01(6) \text{ AND } D(6);
    02(7) \le 01(7) \text{ AND } D(7);
    Y \leftarrow 02(0) OR 02(1) OR 02(2) OR 02(3) OR 02(4) OR 02(5) OR 02(6) OR 02(7)
end Behavioral;
```

4.3 Elaborated design Schematic



4.4 Simulated Source File

```
- Company:
-- Engineer: DE SILVA A D D T
-- Create Date: 02/21/2024 11:04:01 AM
-- Design Name:
-- Module Name: TB_Mux_8_to_1 - Behavioral
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_Mux_8_to_1 is
end TB_Mux_8_to_1;
architecture Behavioral of TB_Mux_8_to_1 is
COMPONENT Mux 8 to 1
            Port ( S : in STD_LOGIC_VECTOR (2 downto 0);
                  D : in STD LOGIC VECTOR (7 downto 0);
```

```
EN : in STD_LOGIC;
                   Y : out STD_LOGIC);
END COMPONENT;
        SIGNAL S : STD_LOGIC_VECTOR (2 downto 0);
        SIGNAL D : STD_LOGIC_VECTOR (7 downto 0);
        SIGNAL EN : STD LOGIC;
        SIGNAL Y : STD_LOGIC;
begin
UUT: Mux_8_to_1 PORT MAP(
   S=>S,
   D=>D,
    EN=>EN,
    Y=>Y
    );
PROCESS
BEGIN
        D<="00110011";
        S<="000";
        EN<='1';
        WAIT FOR 100NS;
        S<="010";
        WAIT FOR 100NS;
        S<="000";
        WAIT FOR 100NS;
        S<="111";
        WAIT FOR 100NS;
        S<="101";
        WAIT FOR 100NS;
        S<="110";
        WAIT FOR 100NS;
        D<="00001111";
        S<="010";
        WAIT FOR 100NS;
        S<="000";
```

```
WAIT FOR 100NS;
S<="111";


WAIT FOR 100NS;
S<="101";

WAIT FOR 100NS;
S<="011";


WAIT;

END PROCESS;
end Behavioral;</pre>
```

4.5 Timing diagram



4.6 Implented design schematic



4.7 Constraints file

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top
level signal names in the project
## Switches
set_property PACKAGE_PIN V17 [get_ports {D[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {D[0]}]
set_property PACKAGE_PIN V16 [get_ports {D[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {D[1]}]
set_property PACKAGE_PIN W16 [get_ports {D[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {D[2]}]
set property PACKAGE_PIN W17 [get_ports {D[3]}]
    set property IOSTANDARD LVCMOS33 [get_ports {D[3]}]
set_property PACKAGE_PIN W15 [get_ports {D[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {D[4]}]
set_property PACKAGE_PIN V15 [get_ports {D[5]}]
    set property IOSTANDARD LVCMOS33 [get ports {D[5]}]
set_property PACKAGE_PIN W14 [get_ports {D[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {D[6]}]
set_property PACKAGE_PIN W13 [get_ports {D[7]}]
    set property IOSTANDARD LVCMOS33 [get ports {D[7]}]
```

```
set_property PACKAGE_PIN U1 [get_ports {S[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {S[0]}]
set_property PACKAGE_PIN T1 [get_ports {S[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {S[1]}]
set_property PACKAGE_PIN R2 [get_ports {S[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {S[2]}]

## LEDs
set_property PACKAGE_PIN U16 [get_ports {Y}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Y}]

##Buttons
set_property PACKAGE_PIN U18 [get_ports EN]
    set_property IOSTANDARD LVCMOS33 [get_ports EN]
```

5. Conclusion

First we designed a 2-to-4 decorder, 3-to-8 decorder. Then we designed 8-to-1 multiplexer using two 3-to-8 decorders. Finally we verified their functionality by simulating these components.